

A

B

C

D

1

2

3


4

A

B

C

D





Title				EIT_Teensy.SchDoc	
Size	Number		Revision		
A					
Date:	8/24/2023		Sheet of		
File:	C:\Users\...\EIT_Teensy.SchDoc		Drawn By:		

1


2


3

4

[illegible]

1






## Waveform Direct Digital Synthesis


Title			EIT_Teensy_DDS.SchDoc
Size	Number	Revision	
A			
Date:	8/24/2023	Sheet of	
File:	C:\Users\...\EIT_Teensy_DDS.SchDoc	Drawn By:	





Inverter 5V -> -5V





+/- 3V3 LDO Regulator



Title EIT_Teensy_PSU.SchDoc		
Size A4	Number	Revision
Date: 8/24/2023	Sheet of	
File: C:\Users\...\EIT_Teensy_PSU.SchDoc	Drawn By:	



VCCS_Out+	VCCS_Out+
VCCS_Out-	VCCS_Out-
DDS_OUT	DDS_OUT
SigGen_Teensy	SigGen_Teensy
DigipotRShunt_NCS	DigipotRShunt_NCS
SPI_CLK	SPI_CLK
SPI_MISO	SPI_MISO
SPI_MOSI	SPI_MOSI




Title EIT_Teensy_VCCS.SchDoc		
Size A3	Number	Revision
Date: 8/24/2023	Sheet of	
File: C:\Users\...\EIT_Teensy_VCCS.SchDoc	Drawn By:	



# ABI EIT Device v1.0

## ABI EIT Group



# Board Stack Report