

©

What do you mean by FSM & FSMD.

FSM (final-state Machine) - It is a mathematical model of sequence of events & actions describing a certain (logical process) which are finite.


Formally FSM is specified by 5 entities.

- input signal
- output signal
- next state function
- output function
- Symbolic States

The derivation of FSM starts with a more abstract model, such as state diagram & ASM (algorithm state machine).

- Both shows the interaction and transition between the states.

Example:



- Both utilizes symbolic notations, show the transitions among state and indicate the output value under various condⁿ.
- A state diag & ASM chart can capture all the needed info like (input signal, output signal, next-state function, output function) in a single graph.

FSMD (final state Machine with datapath) : It is a mathematical model. Sometimes used to design digital logic or computer programs.

- FSMD is a digital system composed of final state machine, which control the programs flow and a datapath which performs data processing oprⁿ.
- FSMDs are essentially sequential programs in which statements has been scheduled into states that resulting in more complex state diagram.

Datapath:

- Contains ALU for transforming data through oprⁿ such as +, -, logical, AND, logical OR, inverting & shifting.
- Also contains registers capable of storing data which are temporary.
- It also generates status signal with help of ALU.
- Within datapath the internal data bus where the data travel.
- External data bus is used to brought to and from data memory.

- FSMD is more powerful than FSM because it uses variables or arithmetic oprⁿ / condⁿ.
- FSMD abstraction is equivalent to Turing Machine.





3 Design System using Datapath & Control path: (a)

In a Complex digital sys. the hardware is typically partitioned into two parts.

- (i) Datapath:
- which consist of functional units where all computations are carried out.
 - Typically consist of registers, multiplexers, bus, adders, multipliers, counters and other functional blocks.

- (ii) Control path:
- which implements a FSM and provides control signals to the data path in proper sequence.
 - in response to control signal, various ops are carried out by data path.
 - Also takes input from data path.

Example: Multiplication by Repeated add?




Ques 1

Combinational Circuit


- defined as the time independent circuit which do not depend upon previous input to generate any output.
- speed is fast
- it is easy to use & handle
- Do not have memory element
- used for arithmetic as well as boolean opⁿ.
- exist no feedback path b/w i/p & o/p.
- Elementary building block - logic gates.
- It is designed easy
- clock independent do not need triggering

Block dig.



Sequential Circuit

- which are dependent on clock cycles and depend on present as well as past input to generate any output.
- speed is slow
- not easy to use & handle
- Circuits have memory element.
- Mainly used for storing data
- exist feedback path b/w i/o & o/p.
- Elementary building block - flipflops.
- designed tough as compare to CC.
- clock dependent so need triggering



Mealy Machine

- Output depends on both upon present state & present i/p
- has less state than Moore machine.
- reacts faster to i/p
- o/p is placed on transition
- less hardware is needed to design
- change in i/p, o/p also get changed.

Moore Machine


- o/p depend only upon present state.
- more state than Mealy machine.
- react slower b/c more logic is required.
- o/p is placed on states.
- more hardware required
- no change in o/p if i/p changed.

- very difficult to design
- represented by 6tuples
(Q, E, O, S, X, q₀)


- easy to design.

②

- state dig.




- state dig




→ State diagram:-

It is the graphical representation of a state machine and one of the 14 UML dig types for software and systems. State dig helps to visualize the entire life cycle of object and thus help to provide a better understanding of state based systems. State dig predict the permitted states, transition states as well as the event that effect these transition.



- Algorithmic state machine - It is a method for designing finite state machine
- In digital sys. binary info. is divided into data and control info.
 - Data info manipulated by various oprⁿ like arithmetic, shift, logic etc. these oprⁿ are implemented by Multiplexers.
 - Control info gives various command signal that helps to perform various data oprⁿ.
 - The control sequence and data processing of digi system can be determined by a hardware algo.



→ ASM method

- Step-1 create an algon. usy pseudocode
- Step-3 Design the datapath based on ASM chart.
- Step-5 design a control logic based on the detailed ASM chart.

(R)

Step-2 Convert pseudocode into an ASM chart.


Step-4 Create a detailed ASM chart based on datapath.

→ ASM chart

It is a special type of flow chart that is used to describe the sequential oprn of a digital circuit. The ASM chart determining the sequence of events, timing relationship between states of sequential controller and the event that happen while going from one state to another.

The ASM chart is composed of 3 basic elements.




example



• State Box

• Decision Box

• Condⁿ box



CISC

- Complex instruction Set Computer
- Generally the total no. of instruction is large.
- It emphasize hardware to optimize instruction set
- require single register set to store instruction
- use of PIPELINE are difficult
- Uses limited no. of instruction so require less time.
- has fixed format instruction
- take more memory
- ARM, AVR, SPARC.

RISC

- Reduced instruction set Computer.
- total no. of instruction for CPU is small.
- It emphasize software to optimize instruction set.
- require multiple set of registers.
- use of pipeline is simple.
- Uses large no. of instruction so take more time to execute.
- It has variable format instruction
- takes less memory
- ex: Intel x86 CPUs, AMD.

→ ASM Method

- Step-1 create an algorithm using pseudocode
- Step-3 Design the datapath based on ASM chart.
- Step-5 design a control logic based on the detailed ASM chart.

(A)

Step-2 Convert pseudocode into an ASM chart.


Step-4 Create a detailed ASM chart based on datapath.

→ ASM chart


It is a special type of flow chart that is used to describe the sequential operation of a digital circuit. The ASM chart determines the sequence of events, timing relationship between states of sequential controller and the event that happens while going from one state to another.

The ASM chart is composed of 3 basic elements -


example




• State Box



• Decision Box



• Cond^n box



CISC


- Complex instruction set computer
- Generally the total no. of instructions is large.
- for CPU
- It emphasizes hardware to optimize instruction set
- require single register set to store instruction
- use of PIPELINE are difficult
- uses limited no. of instructions so require less time.
- has fixed format instructions
- take more memory
- ARM, AVR, SPARC.

RISC

- Reduced instruction set computer.
- total no. of instructions for CPU is small.
- It emphasizes software to optimize instruction set.
- require multiple set of registers.
- use of pipeline is simple.
- uses large no. of instructions so takes more time to execute.
- It has variable format instructions
- takes less memory
- ex: Intel x86 CPUs, AMD.


⑧ Von - neumann Architecture

- Single memory to be shared by both code & data
- requires two clock cycle Processor need to fetch code in different clock cycle & data in other
- higher speed thus less time consuming
- simple in design
- cheaper in cost



⑨ Harvard Architecture

- Separate memory to for code & data.
- single clock cycle is sufficient as separate buses are used to access code & data.
- slower in speed, thus more time consuming
- complex in design.
- costly in cost as compare to Von - neumann.



Write a program to add a 16 bit no. the 3C E7H & 3B 8DH
Place the sum in R7, R6 register, where R6 register should have lower byte

CLR C	: Make carry (C ₄) = 0
MOVA, #E7H	: lower byte of operand 1 in A.
ADD A, #8DH	: stores LSB (least Significant Bit) of Result in R6
MOV R6, A	: Add lower byte of operand 2 with A
MOVA, #3CH	: higher byte of operand 2 in A.
ADD C, A #3BH	: Add higher byte of operand 1.
MOV R7, A	: stores two MSB (Most Significant bit) in R7.
End	

$$\begin{array}{r} 0111 \\ \hline 7 \end{array} \quad \begin{array}{r} 1000 \\ \hline 8H \end{array}$$

8 4 2 1
~~1 4 5 0~~

10 - A
11 - B
12 - C
13 - D
14 - E
15 - F
16 - G
17 - H

[illegible]