What do you man by FSM & FSMD.

FSM (final-state Machine) - It is a mathematical model of bequence of events & actions describing a certain (logical process) which are finites.

formally for is specified by 5 entities.

- -! input signal
- -: output signed -! went state function
- : out put function
- -: Symbolic Stehus

Alarm (wout)

Off ignition on

ignition

igni

- more abstract model, such as skets diagram & ASM (algorithm State maching)
- Both shaws the interaction and translation between the shutes.
- Both utilizes symbolic notections, show the transitions among state and inclicate the output value under wanious cond?
- A Slate chaig & ASM chart can capture all the needed info like ( input signal, output signal, nent-skete function, output junction) in a Sugle graph.

FSMD (final state Machine with datapath): It is a mouthernatical model.

sometimes used to design digital logic or computer programms.

- FSMD is a digital system composed of final state machine, which control the programs flow and a destapath which performs data processing open.
- FSMDs are essentially sequential propany in which statements has been scheduled into istates that resulting is more complex states diagram.

Datapath: \_\_ Contains ALV for transforming duta through open such as t,-, logical, AND, logical of invertige & swifting.

- -: also contains registers capable of storing data which are
- -! it also generated : Steated signal with helpoy ALV.
  -! within destripath the interned data by where the dotter
  - -: Externel data bus is used to brought to and from data me mory.
- FSMD is more powerful that fSM become it was voriables or anithmetric open / cond.
- FSMD abstraction is quivalent to Turning Machier.

3 Design System using Dutapath & Control path: In a complex digital bys the hardwere is typically partitioned into two parts. which consist of functional units where all computations one (i) Datapath Corned out. Typically consist of registers, multiplexcy, bus, addess, multipliers, counters and other functional solutes. - which implements a FSH and phrowide control etgrals to the data part in pursper sequence. (i) control path: - in response to control Egral, various gor one carried out by data puth Also takes input from death posts. Mutiplication by Repeated (Steart) [Read A,B] IP=P+A B= B-1 BUS A DOER datain CONTROL DATA Start TOORE SHOW A = dola-in CONTROL ATM 13 = data in (52 401 Jalone = 1 (59) Bow = 0 B=B-1

## Combinational circuit

- defined as the time endependent Circuit which do not depend upon previous input to generate any
- speed is fast
  - it is easy to use 2 handle
    - Do not have memory
      - used for anthmetic as well as well
    - exist no feedback path b/w
    - Elementary building block Logic gentes.
    - 4t is designed easy
      - clock independent do not need triggerip

Block dig.

I/P = Combnit = OXP

which are depended on clock Cycles and deprend on preset as well as past input to generale any output.

- speed is slow - not easy to use 2 handle

- Circuita have memory element.
- Mainly used for story
- exist feedback path b/w i/o & O/P .
- Elementary buildy block flipthops. - designed tough as compare
  - to cc.
- clock dependent so need triggering

ext Comb Ext Or Circuit Prent

Current Remany I steede

Intend Planet Intend Up

& Mealy Machine

Output depends on both upon present state & present


- has less state than Moore maching.
- react, taster to in/p
- opp is placed on transition
- less hordinare is need to desyn change in ip, o/palso get

Moore Machine

- of P depend only upon present state.
  - more state than Mealy
  - react slower b/c more
  - o/p is placed on states.
  - more hardmane required no charge in of it if of charged.

very difficult to design represented by 6 tuples (B, E, O/S, X/90)


(912,0,8,x,90)



- easy to design.


0

slutt dig.



& State diagram:

It is the graphical representation of a state machine and one of the I'V UNL dig types for software and systems. State dig helps to visualize the entire life eyele of object and thus help to prioudle a better understanding of state based systems. State dig predict the permitted states, transition states as well as the effect that effect these fransition.



of Algorithmic state machine - It is a method for designing firsts state machine


- In digital ars. binary into . is divided into doita and control into. - Data into manipulated by various open like arithmetic, shift, look

ctc. these open are implemented by Multiplexers.

- control into gives various command signal that helpto perform venious data opr.

The control sequence and dodar processing of digit system can be

determined by a hordware algo.



-> ASM Method Step. 2 Convert pseudocade into on Step-1 create an algon. usy pseudocode ASM chart. Step-3 Design the datapath based on Create a detailed ASM SKD-4 Chart based on clothapath. Asni chart design a control logic bused on the detailed Asm chart. - ASM Chart It is a special type of flow that that is used to describe the sequential open of a digital circuit. The ASM chart determines the isequence, of events, timing relationship between istates of sequential Controller and the event that happen while going forom one stock to another. The USM chart is composed of name & Burony code 3 basic elements. State Register opr Box Output example Start Decesion Bon excit puth · cond bon exit puth ofdecision 13 CISC RISC - Complex instruction Set computer - Recluced instruction set Generally the total no of instruction Computer. total no of instruction for CPU is small. v 1 lorge. It emphasize software to optimize LOYCPU It emphasize hardman to instruction uset optimize instruction set require multiple set of registers. require single register set to store instruction - use of pipeline is eimple. use of PIPELINE are difficult uses large no q'instruction so telle was limited no of instruction more time to execute so require less time. It has variable format instruction has fixed formed instructe - telles les memory - take more memory - exc: Intel X86 (PVs. AMD.

- ARM, AVR, SPARC.

-> ASM Method Skp-1 create an algon. Usy pseudocooll Step-3 Design the datapath based on Asni chart. design a control logic bused on Step-5 the detailed Asm chart.

convert pseudocade into an Step. 2 ASM chart.

Create a detailed ASM Skp-4 Chart based on datapath.

## -> ASM Chart


It is a special type of flow that that is used to describe the isequential open of a digital circuit. The ASM chart determines the isequence of events, Liming relationship between is toutes of sequential Controller and the event that happen while going forom one stock to another.

The USM chart is composed of 3 basis clements.

State

Register opr Output

example



Decesion Bon

excit puth

· cond bon

path ofdecision output

- Recluced instruction set

KISC

Computer. - total no. of instruction for CPU is small.

- It emphasize software to optimize instruction wet
- require multiple set of registers.
  - use of pyteline is simple.
  - uses large no q'instruction so telle more time to execute
  - It has voriable tomat instruction
  - teches less memory
    - ex: Intel X86 (PVs. AMD.

CISC

- Complex instruction Set computer

Generally the total no of instruction v 1 lorge.

FOYCPU

If emphasize hardman to optimize instruction set

require single register set to store instruction

- use of PIPELINE are difficul

was limited no of instruction

so require less time. has fixed formed instructe

- take more memory

- ARM, AVR, SPARC.

Von - neumann Architecture

d


- Single marroy to be shored by both code & data

- requires two dock cyde Processor need to tetch code in differet clock cycle & data in other

- higher speed thus less time consuming

- simple in design

- cheaper is cost



Horrord Architecture


- Seperate memory to for code I data.

- simple clock cycle is sulliviat as separate burs are used to acres code 2 data.

- slower in speed, thus make time consuming

- complex in design.

costly in cost as compare to · Von-neumann.



I write a phopsam to add a 10 bit no. the 3C E7H & 3B80H Plan the Sum is 87, 86 register, when 86 register should hame. lover byte

CLR C

: Malce carry (Cy) =0

MOVA, # E7H

lower byte of operand In A.

ADD A, # 80H

stores LSB (least Significat Bit) of Result in 76

MON RG, A

: Add lower byte of operand 2 with A

MOVA) #3CH

: higher byte of operand 2 in A.

ADD C, A # 3BH: Add higher byte of operand 1.

MOV RTIA : stores two MSB (Most Signified bit) in R7.

End

1100 E7 1110 0111 3C 0011 80 1000 1101 3B 1000 00 11 0111 Limber Ton 1004M 8H Poresto and to teld and 10 - A 12 -C

Mikulton averbandaria del 12 -C

My - E 14 - B of saint to tast or confess to total about I white Chron Chimings

And Chronings

And C 12, 21 sepper stores of sepper the of some