# **Introduction to CUDA Programming**

Lecture 6: Profiling & Tuning Applications

高性能计算机研究中心

#### Introduction

- Why is my application running slow?
- Work it out on paper
- Instrument code
- Profile it
  - NVIDIA Visual Profiler
    - Works with CUDA, needs some tweaks to work with OpenCL
  - nvprof command line tool, can be used with MPI applications

## **Identifying Performance Limiters**

- CPU: Setup , data movement
- GPU: Bandwidth, compute or latency limited
- Number of instructions for every byte moved
  - ~3. 6 : 1 on Fermi
  - ~6. 4 : 1 on Kepler
- Algorithmic analysis gives a good estimate
- Actual code is likely different
  - Instructions for loop control, pointer math, etc.
  - Memory access patterns
  - How to find out?
    - Use the profiler (quick, but approximate)
    - Use source code modification (takes more work)

## **Analysis with Source Code Modification**

- Time memory-only and math-only versions
  - Not so easy for kernels with data-dependent control flow
  - Good to estimate time spent on accessing memory or executing instructions
- Shows whether kernel is memory or compute bound
- Put an "if" statement depending on kernel argument around math/mem instructions
  - Use dynamic shared memory to get the same occupancy

## Analysis with Source Code Modification

```
__global__ void kernel(float *a) {
  int idx = threadIdx.x + blockDim.x + blockIdx.x;
  float my_a;
  my_a = a[idx];


for(int i = 0; i < 100; i++)
  my_a = sinf(my_a + I * 3.14f);

a[idx] = my_a;
}</pre>
```

```
__global__ void kernel(float *a, int prof) {
  int idx = threadIdx.x + blockDim.x + blockIdx.x;
  float my_a;

if (prof & 1)
    my_a = a[idx];
  if (prof & 2)
    for (int i = 0; i < 100; i++)
        my_a = sinf(my_a + I * 3.14f);
  if (prof & 1)
    a[idx] = my_a;
}</pre>
```


## **Example scenarios**




#### **NVIDIA Visual Profiler**

- Launch with "nvvp"
- Collects metrics and events during execution
  - Calls to the CUDA API
  - Overall application:
    - Memory transfers
    - Kernel launches
  - Kernels
    - Occupancy
    - Computation efficiency
    - Memory bandwidth efficiency
- Requires deterministic execution!


#### **Visual Profiler**




#### The timeline



## **Kernel properties**




## Analysis – Guided & Unguided



#### **Visual Profiler Demo**

#### **Concurrent kernels**



#### **Metrics vs Events**

Device: Tesla K20c ▼	Device: Tesla K20c ▼
Metrics Events	Metrics Events
▼	▼ □ Instruction
☐ Requested Global Load Throughput	☐ elapsed_cycles_sm
☐ Requested Global Store Throughput	□ warps launched
☐ Device Memory Read Throughput	☐ threads launched
☐ Device Memory Write Throughput	☐ Instructions executed
☐ Global Store Throughput	☐ Instructions issued 1
☐ Global Load Throughput	☐ Instructions issued 2
☐ Shared Memory Efficiency	☐ thread inst executed
☐ Global Memory Load Efficiency	active cycles
☐ Global Memory Store Efficiency	
☐ Local Memory Overhead	active warps
☐ Requested Non-Coherent Global Load Throughput	sm cta launched
<ul> <li>Local Memory Load Transactions Per Request</li> </ul>	□ not_predicated_off_thread_inst_executed
□ Local Memory Store Transactions Per Request	▼
☐ Shared Memory Load Transactions Per Request	☐ fb subp0 read sectors
☐ Shared Memory Store Transactions Per Request	☐ fb subp1 read sectors
☐ Global Load Transactions Per Request	☐ fb subp0 write sectors

## How to "use" the profiler

- Understand the timeline
  - Where and when is your code
  - Add an notations to your application
  - NVIDIA Tools Extension (markers, names, etc.)
- Find "obvious "bottlenecks
- Focus profiling on region of interest
- Dive into it

#### **Checklist**

- cudaDeviceSynchronize()
  - Most API calls (e.g. kernel launch) are asynchronous
  - Overhead when launching kernels
  - Get rid of cudaDeviceSynchronize() to hide this latency
  - Timing: events or callbacks in CUDA 5.0
- Cache config 16/48, 32/32 or 48/16 kB L1/shared (default is 48k shared!)
  - cudaSetDeviceCacheConfig
  - cudaFuncSetCacheConfig
  - Check if shared memory usage is a limiting factor

#### **Checklist**

#### **Occupancy**

- Max 1536 threads or 8 blocks per SM on Fermi (2048/16 for Kepler)
- Limited amount of registers and shared memory
  - Max 63 registers/thread, rest is spilled to global memory (255 for K20 Keplers)
  - You can explicitly limit it (-maxrregcount=xx)
  - 48kB/32kB/16kB shared/L1: don't forget to set it
- Visual Profiler tells you what is the limiting factor
- In some cases though, it is faster if you don't maximise it (see Volkov paper) -> Autotuning!

## Verbose compile

Add –Xptxas=-v

```
ptxas info: Compiling entry func1on '_Z10fem_kernelPiS_' for 'sm_20' ptxas info: Func1on proper1es for _Z10fem_kernelPiS_ 856 bytes stack frame, 980 bytes spill stores, 1040 bytes spill loads ptxas info: Used 63 registers, 96 bytes cmem[0]
```

**■** Feed into Occupancy Calculator

#### **Checklist**


#### ■ Precision mix (e. g. 1.0 vs 1.0f) –cuobjdump

- F2F.F64.F32 (6\* the cost of a mul1ply)
- IEEE standard: always convert to higher precision
- Integer multiplications are now expensive (6\*)

#### cudaMemcpy


- Introduces explicit synchronisation, high latency
- Is it necessary?
  - May be cheaper to launch a kernel which immediately exits
- Could it be asynchronous? (Pin the memory!)

## **Asynchronous Memcopy**




## Case study


- Molecular Dynamics
- ~10000 atoms
- Short-range interaction
  - Verlet lists
- Very long simulation time
  - Production code runs for ~1 month



Gaps between kernels – get rid of cudaDeviceSynchronize() – "free" 8% speedup



- Gaps between kernels get rid of cudaDeviceSynchronize() "free" 8% speedup
- None of the kernels use shared memory set L1 to 48k "free" 10% speedup



- Gaps between kernels get rid of cudaDeviceSynchronize() "free" 8% speedup
- None of the kernels use shared memory set L1 to 48k "free" 10% speedup
- dna\_forces is 81% of runtime

oid dna_forces <float, float4="">(float4*,</float,>		
Start		835.753 ms (835
End		836.546 ms (836
Duration		792.429 µs
Grid Size		[ 121,1,1 ]
Block Size		[ 64,1,1 ] The grid
Registers/Thread		110
Shared Memory/Block		0 B
Efficiency		
Global Load Efficiency	٨	23.4%
Global Store Efficiency		100%
Shared Efficiency		n/a
Warp Execution Efficient	۵	24.1%
Non-Predicated Warp Ex	۵	23.1%
Occupancy		
Achieved	۵	16.4%
Theoretical		25%
Limiter		Registers
Shared Memory Configurat		
Shared Memory Reques		16 KiB
Shared Memory Execute		16 KiB
Shared Memory Bank Siz		4 B

- Fairly low runtime
  - Launch latency
- **■** Few, small blocks
  - Tail
- Low theoretical
- Occupancy
  - 110 registers/thread
  - Even lower achieved . . .
- L1 configuration
  - Analyze all

Name	Value
Global Load Efficiency	23.4%
Global Store Efficiency	100%
Global Load Throughput	52.14 GB/s
Global Store Throughput	0.65 GB/s

- Memory
- Low efficiency
- But a very low total utilization (53 GB/s)
- Not really a problem

Name	Value
Warp execution efficiency	24.1%
Issue Slot Utilization	32%

#### Instruction

#### Very high branch divergence

- Threads in a warp doing different things
- SIMD all branches executed sequentially
- Need to look into the code
- Rest is okay

Name	Value
Theoretical	25%
Achieved	16.4%
Limiter	Block Size or Registers

#### **Occupancy**

- Low occupancy
- Achieved much lower than theoretical
  - Load imbalance, tail
- Limiter is blocksize
  - In this case doesn't help, there are already too few blocks
- Structural problem
  - Need to look into the code

#### Structural problems

#### 1 thread per atom

- 10k atoms too few threads
- Force computation with each neighbor
  - Redundant computations
  - Different number of neighbors divergence

#### "Interaction" based computation

- Exploit symmetry
- Lots more threads, unit work per thread
- Atomic increment of values, only if non-0
- 4.3x speed up for force calculations, 2.5x overall

#### Memory-bound kernels

- What can you do if a kernel is memory-bound?
- Access pattern
  - Profiler "Global Load/Store Efficiency"
  - Struct of Arrays vs. Array of Structs



- Fermi cache: every memory transac1on is 128 Bytes
- Rule of thumb: Get high occupancy to get close to theoretical bandwidth

## nvprof

- Command-line profiling tool
- Text output (CSV)
  - CPU, GPU activity, trace
  - Event collection (no metrics)
- Headless profile collection
  - Can be used in a distributed setting
  - Visualise results using the Visual Profiler

#### **Usage**

nvprof [nvprof\_args] <app> [app\_args]

```
Time(%),Time,Calls,Avg,Min,Max,Name
,us,,us,us,us,
58.02,104.2260,2,52.11300,52.09700,52.12900,"op_cuda_update()"
18.92,33.98600,2,16.99300,16.73700,17.24900,"op_cuda_res()"
18.38,33.02400,18,1.83400,1.31200,3.77600,"[CUDA memcpy HtoD]"
4.68,8.41600,3,2.80500,2.49600,2.97600,"[CUDA memcpy DtoH]"
```

- Use --query-events to get a list of events you can profile
- Use --query-metrics and --analysis-metrics to get metrics (new in CUDA 5.5)

## **Distributed Profiling**

- mpirun [mpirun args] nvprof –o out.%p profile-child-processes [nvprof args] <app>[app args]
  - Will create out.PID#0, out.PID#1 ... files for different processes (based on process ID)
- Import into Visual Profiler
  - File/Import nvprof Profile


## **Auto-tuning**

- Several parameters that affect performance
  - Block size
  - Amount of work per block
  - Application specific
- Which combination performs the best?
- Auto-tuning with Flamingo
  - #define/ read the sizes , recompile/rerun combinations

## **Auto-tuning Case Study**

- Thread cooperation on sparse matrix-vector product
  - Multiple threads doing partial dot product on the row
  - Reduction in shared memory
- Auto-tune for different matrices
  - Difficult to predict caching behavior
  - Develop a heuristic for cooperation vs. average row length

## **Auto-tuning Case Study**



#### **Overview**

- Performance limiters
  - Bandwidth, computations, latency
- Using the Visual Profiler
- "Checklist"
- Case Study: molecular dynamics code
- Command-line profiling (MPI)
- Auto-tuning