cudaMemcpyFromSymbol( symbol, src, count, offset, kdir ) cudaMemcpyFromSymbolAsync( dst, symbol, count, offset, kdir. stream ) cudaMemcpyPeer( dst, dstdev, src, srcdvc, count ) cudaMemcpvPeerAsvnc( dst. dstdev. src. srcdev. count. stream ) cudaMemcpyToArray( dsta, dstx, dsty, src, count, kdir ) cudaMemcpyToSymbol( symbol, src, count, offset, kdir ) cudaMemcpyToSymbolAsync( symbol, src, count, offset, cudaMemcpy2D( dst, dpitch, src, spitch, width, height, kdir ) cudaMemcpy2DArrayToArray( dsta, dstx, dsty, srca, srcx, srcy, width, height, kdir ) \*cudaMemcpy2DAsync( dst, dpitch, src, spitch, width, height, kdir. stream ) cudaMemcpy2DFromArray( dst, dpitch, srca, srcx, srcy, width, height, kdir ) cudaMemcpy2DToArray( dsta, dstx, dsty, src, spitch, width, height, kdir ) cudaMemcpv3D(p) \*cudaMemcpy3DAsync(p, stream) cudaMemcpv3DPeer( p ) cudaMemcpy3DPeerAsync( p, stream ) cudaMemGetInfo( free, total ) cudaMemset( devptr. value, count ) cudaMemset2D( devptr, pitch, value, width, height ) cudaMemset3D( pitchptr, value, cext ) cudaMemsetAsync( devptr. value, count, stream ) cudaMemset2DAsync( devptr, pitch, value, width, height, stream ) cudaMemset3DAsync( pitchptr, value, cext, stream )

#### **API Routines for Execution Control**

\*cudaFuncGetAttributes( attr, func )
cudaFuncSetCacheConfig( func, cacheconfig )
cudaFuncSetSharedMemConfig( func, config )
cudaSetDoubleForDevice( d )
cudaSetDoubleForHost( d )

#### **API Routines for Stream Management**

cudaStreamCreate( stream )

\*cudaStreamCreateWithFlags( stream, flags )

\*cudaStreamDestroy( stream )

cudaStreamQuery( stream )

cudaStreamSynchronize( stream )

\*cudaStreamWaitEvent( stream, events, flags )

#### **API Routines for Event Management**

cudaEventCreate( event )

\*cudaEventCreateWithFlags( event, flags )

\*cudaEventDestroy( event )

cudaEventElapsedTime( time, start, end )

cudaEventQuery( event )

\*cudaEventRecord( event, stream ) cudaEventSynchronize( event )

#### API Routines for Unified Addressing and Peer Device Memory Access

cudaDeviceCanAccessPeer( canAccessPeer, device, peerDevice ) cudaDeviceDisablePeerAccess( peerDevice ) cudaDeviceEnablePeerAccess( peerDevice, flags ) cudaPointerGetAttributes( attr, ptr )

#### **API Routines for Error Handling**

- \*cudaGetErrorString( errorcode )
- \*cudaGetLastError( )
- \*cudaPeekAtLastError( )

#### **API Routines for Version Management**

cudaDriverGetVersion( version )

- \*cudaRuntimeGetVersion( version )
- \* These API routines are supported in device code as well as host code.

#### **Compiler Options**

pgfortran a.cuf -Mcuda[=options]

Where options are one or more of the following separated by commas:

- cc20|cc2x|cc30,cc35|cc3x
- cuda6.01cuda6.5
- fastmath
- maxregcount:n
- nofma
- ptxinfo

Enter pgfortran -Mcuda -help for a complete list of compiler options.

#### **Pre-compiled Host Modules**

- cudafor contains Fortran interfaces for the CUDA API routines listed in this guide, the predefined types, as well as Fortran interfaces for device versions of the reduction intrinsics sum, maxval, and minval.
- cublas contains Fortran interfaces for the CUBLAS library.
   The standard Fortran BLAS interfaces are also overloaded to accept device data. Link with -lcublas.

   See http://docs.nvidia.com/cuda/cublas/
- cufft contains Fortran interfaces for the CUFFT library. Link with -lcufft.
   See http://docs.nvidia.com/cuda/cufft/
- cusparse contains Fortran interfaces for the CUSPARSE library. Link with -lcusparse.
   See http://docs.nvidia.com/cuda/cusparse/

# **CUDA Fortran 2015 Quick Reference Card**

CUDA Fortran is a Fortran analog to the NVIDIA CUDA C language for programming GPUs. It includes language features, intrinsic functions and API routines for writing CUDA kernels and host control code in Fortran while remaining fully interoperable with CUDA C. Included in the language are subroutine attributes to define global (kernel) and device subroutines and functions, and variable attributes to declare and allocate device data and host pinned data. Most Fortran numeric and mathematical intrinsic functions can be used in device code, as can many CUDA device built-in and libm functions. The CUDA Fortran language allows allocatable device arrays, and array assignments between host and device arrays using standard Fortran syntax to move data between host and device memory. A full set of CUDA runtime API routines is available for low-level control of device memory, streams, asynchronous operations, and events.

## **PGI Compilers & Tools**

www.pgroup.com/cudafortran

© 2014 NVIDIA Corporation. All rights reserved.

#### **Subprogram Qualifiers**

#### attributes(global)

- declares a subroutine as being a kernel
- must be a SUBROUTINE
- may not be recursive
- may not contain variables with SAVE attribute or data initialization
- may not have OPTIONAL arguments

#### attributes(device)

- declares a subprogram that is executed on and callable only from the device
- may not be recursive
- may not contain variables with the SAVE attribute or data initialization
- may not have OPTIONAL arguments

#### Variable Qualifiers

#### device

allocated in device global memory

#### constant

- allocated in device constant memory space
- may be written by a host subprogram; is read-only in global and device subprograms

#### shared

- allocated in device shared memory
- may only appear in a global or device subprogram

#### texture

- accessible read-only in device subprograms
- must be an F90 pointer, real or integer
- declare arguements intent( in ) (cc3.5 or later only)

#### pinned

- allocated in host page-locked memory
- must be an allocatable array; valid only in host subprograms

#### managed (CUDA 6 or later only)

- declared on the host
- can be accessed from either host or device

#### **Predefined Types, Constants and Variables**

(Parenthesized names used in Host Control API descriptions)

#### **Parameters**

cuda\_count\_kind (count)
cuda\_stream\_kind (stream)

#### Types

C\_DEVPTR (devptr) cudaArrayPtr (carray)
DIM3 (dim3) cudaChannelFormatDesc (cdesc)
cudaDeviceProp (prop) cudaFuncAttributes (attr)

cudaMemcpy3DParms (p) cudaEvent (event) cudaMemcpy3DPeerParms (p) cudaExtent (cext) cudaPitchedPtr (pitchptr) cudaPos cudaSymbol (symbol) cudaPointerAttributes (ptr)

#### **Variables**

type(dim3) :: threadidx, blockdim, blockidx, griddim integer(kind=4) :: warpsize

#### **Device Code**

#### **Data Types**

integer(kind= 1 | 2 | 4 | 8) character(len= 1) complex(kind= 4 | 8) logical(kind= 1 | 2 | 4 | 8) double precision real(kind=4 | 8)

#### **Numeric and Logical Intrinsic Functions**

abs(integer | real | complex) int(integer | real | complex) aimag(complex) logical(logical) aint(real) max(integer | real) anint(real) min(integer | real) ceiling(real) mod(integer | real) cmplx(real) modulo(integer | real)

cmplx(real,real) nint(real)

conjg(complex) real(integer | real | complex)

dim(integer | real) sign(integer | real)

floor(real)

#### **Mathematical Intrinsic Functions**

log(real | complex) acos(real) asin(real) log10(real) atan(real) sin(real | complex) atan2(real.real) sinh(real) cos(real | complex) sqrt(real | complex) cosh(real) tan(real) exp(real | complex) tanh(real)

#### **Numeric Inquiry Intrinsic Functions**

bit\_size(integer) precision(real | complex) digits(integer | real) radix(integer | real) epsilon(real) range(integer | real | complex) huge(integer | real) selected\_int\_kind(integer) maxexponent(real) selected real kind(integer,integer) minexponent(real) tiny(real)

#### **Bit Manipulation Intrinsic Functions**

ishft(integer) btest(integer) iand(integer) ishftc(integer) ibclr(integer) leadz(integer) ibits(integer) mybits(integer) ibset(integer) not(integer) ieor(integer) popcnt(integer) ior(integer) poppar(integer)

#### **CUDA Synchronization and Fence Functions**

syncthreads() syncthreads count(integer | logical) syncthreads\_and(integer | logical) syncthreads\_or(integer | logical) threadfence() threadfence\_block()

#### **Reduction Intrinsic Functions**

threadfence system()

all(logical) minloc(integer | real) minval(integer | real) any(logical) count(logical) maxloc(integer | real) sum(integer | real | complex) maxval(integer | real) product(integer | real | complex)

#### **Random Number Intrinsic Functions**

random number(real) random\_seed(integer)

#### **CUDA Warp Vote Functions**

allthreads(logical) anythread(logical) ballot(integer | logical)

#### **CUDA Warp Shuffle Functions**

shfl(integer | real, [ size ]) shfl\_up(integer | real, [ size ]) shfl\_down(integer | real, [ size ]) shfl xor(integer | real, [ size ])

#### **CUDA Atomic Functions**

atomicadd(integer | real) atomicmax(integer | real) atomicand(integer) atomicmin(integer | real) atomicor(integer) atomiccas(integer | real) atomicdec(integer) atomicsub(integer | real) atomicexch(integer | real) atomicxor(integer) atomicinc(integer)

#### **CUDA Device libm Routines**

use libm acosh[f](x)Ilrint[f](x) asinh[f](x) Irint[f](x) asinf(x) Ilround[f](x) Iround[f](x) acosf(x)atan2f(x,v) logb[f](x) atanh[f](x)log10f(x)cbrt[f](x) logf(x)log1p[f](x)ceil[f](x) log2[f](x)copysign[f](x,y) cosf(x) modf[f](x,y)coshf(x) nearbyint[f](x) nextafter[f](x,y) erf[f](x)

```
erfc[f](x)
                             pow[f](x,y)
expm1[f](x)
                             remainder[f](x,y)
expf(x)
                             remquo[f](x,v,i)
exp10[f](x)
                             rint[f](x)
exp2[f](x)
                             scalbn[f](x,n)
fabs[f](x)
                             scalbln[f](x,n)
floor[f](x)
                             sinf(x)
                             sinhf(x)
fma[f](x,y,z)
fmax[f](x,y)
                             sqrtf(x)
fmin[f](x,y)
                             tanf(x)
                             tanhf(x)
frexp[f](x,y)
ilogb[f](x)
                             tgamma[f](x)
Idexp[f](x,y)
                             trunc[f](x)
Igamma[f](x)
```

### **CUDA Device Built-in Routines**

```
use cudadevice
```

```
double2[u]int_r[n|z|u|d](r)
___[u]mulhi(i, j)
__[u]mul64hi(i, j)
                        __[u]int2double_r[n|z|u|d](i)
int as float(i)
                         \underline{\underline{}}double2[u]ll_r[n|z|u|d](r)
                          [u]ll2double_r[n|z|u|d](i)
float as int(i)
saturatef(r)
                           fadd r[n|z|u|d](a, b)
 _[u]sad(i, j, k)
                          fmul_r[n|z|u|d](a, b)
  fdividef(r, d)
                         \__fmaf_r[n|z|u|d](a, b, c)
fdivide[f](r, d)
                         frcp_r[n|z|u|d](a)
                         _{r[n|z|u|d](a)}
  sinf(r)
cosf(r)
                        _{\text{fdiv}_r[n|z|u|d](a,b)}
 tanf(r)
                        dadd_r[n|z|u|d](x, y)
expf(r)
                        \__dmul_r[n|z|u|d](x, y)
 exp10f(r)
                         dfma_r[n|z|u|d](x, y, z)
__log2f(r)
                        \__drcp_r[n|z|u|d](x)
log10f(r)
                        \__dsqrt_r[n|z|u|d](x)
                         ddiv_r[n|z|u|d](x, y)
__logf(r)
                        _{\text{loat2}[u]int_r[n|z|u|d](r)}
__powf(r,d)
__clz[II](i)
                        [u]int2float_r[n|z|u|d](i)
__ffs[II](i)
                         _{\text{loat2}[u]|l_r[n|z|u|d](r)}
popc[II](i)
                        [u]||2float r[n|z|u|d](i)
brev[II](i)
                         __float2half_r[n|z|u|d](r)
half2float(i)
```

#### **Host Control Code**

#### **Kernel Launch**

```
call kernel<<<qrid,block[,[nbytes|*]</pre>
  [,streamid]]>>> ( arguments )
```

- grid and block are integer expressions, or type(dim3)
- nbytes specifies how many bytes of memory to allocate for dynamic shared memory
- streamid is a stream identifier

#### **CUF Kernel**

```
!$cuf kernel do[(n)] [<<< grid, block >>>]
  do i n ...
     do i_1 ...
```

- Create a kernel from the following **n** nested loops
- grid and block are lists of n integer expressions, corresponding to the n loops, starting with the innermost
- If any expression has the value 1, that loop will not correspond to a block or thread index
- If any expression is \*, the compiler will choose a size to use for that dimension

#### **API Routines for Device Management**

```
cudaChooseDevice( devnum, prop )
*cudaDeviceGetCacheConfig( cacheconfig )
*cudaDeviceGetLimit( val, limit )
cudaDeviceGetSharedMemConfig(config)
cudaDeviceReset()
cudaDeviceSetCacheConfig( cacheconfig )
cudaDeviceSetLimit( limit, val )
cudaDeviceSetSharedMemConfig( config )
*cudaDeviceSynchronize()
*cudaGetDevice( devnum )
*cudaGetDeviceCount( numdev )
*cudaGetDeviceProperties( prop, devnum )
cudaSetDevice( devnum )
cudaSetDeviceFlags(flags)
cudaSetValidDevices( devices, numdev )
```

```
API Routines for Memory Management and Data Transfer
*cudaFree( devptr )
cudaFreeArray( arrayptr )
cudaFreeHost( hostptr )
cudaGetSymbolAddress( devptr, symbol )
cudaGetSymbolSize( size, symbol )
cudaHostAlloc( hostptr, size, flags )
cudaHostGetDevicePointer( devptr, hostptr, flags )
cudaHostGetFlags( flags, hostptr )
cudaHostRegister( hostptr, count, flags )
cudaHostUnregister( hostptr )
*cudaMalloc( devptr, count )
cudaMallocArray( arrayptr, channeldesc, width, height )
cudaMallocHost( hostptr, size )
cudaMallocPitch( devptr, pitch, width, height )
cudaMalloc3D( pitchptr, cext )
cudaMalloc3DArray( carray, cdesc, cext )
cudaMemcpy(dst, src, count, kdir)
cudaMemcpyArrayToArray( dsta, dstx, dsty, srca, srcx,
srcv. count. kdir )
*cudaMemcpyAsync( dst, src, count, kdir, stream )
cudaMemcpyFromArray( dst, srca, srcx, srcy, count, kdir )
```