





PROJECT DESCRIPTION

- TO IMPLEMENT SCOREBOARDING AND REGISTER RENAMING IN RISC-V CORE.
- TO EVALUATE PERFORMANCE BASED ON METRICS LIKE INSTRUCTION THROUGHPUT, EXECUTION LATENCY.



OVERALL PROGRESS

YOU CAN FIND OUR EFFORTS ON GITHUB...




SCOREBOARDING IMPLEMENTATION

Design:

- IMPLEMENTED AS AN ARRAY FOR EVERY 1-BIT REGISTER.
- Prevents premature execution of instructions.

EXAMPLE:


• Writing to register **x7** sets scoreboard bit 7 as busy; subsequent reads stall until resolved.



SCOREBOARDING IMPLEMENTATION

STEPS:

- INSTRUCTION IN **REGISTER-READ**STAGE SETS THE SCOREBOARD BIT
 TO **1** (REGISTER MARKED BUSY).
- At the **Retire** stage, scoreboard bit resets to **0** (register free).
- DEPENDENT INSTRUCTIONS STALL UNTIL THE REGISTER IS FREE.
- FOR ALL THIS WE MADE CHANGES
 IN DECODE STAGE AND STAGE 3



SCOREBOARDING IMPLEMENTATION EXAMPLE

GOAL:


TRANSITION FROM IN-ORDER TO OUT-OF-ORDER EXECUTION.

• CURRENT STATUS:

 ALTHOUGH WE WERE UNABLE TO FULLY TRANSITION TO OUT-OF-ORDER EXECUTION, WE SUCCESSFULLY DEMONSTRATED THE IMPLEMENTATION OF PROPER SCOREBOARDING.

CHALLENGES:

- Requires additional components like reorder buffers.
- SIGNIFICANT MODIFICATIONS NEEDED IN THE EXECUTION AND COMMIT STAGES.



TRIED TO ADD SOME CUSTOM TEST CASES

PURPOSE:

 TO TEST OUR CODE, WE NEEDED TO TEST THAT UNITS WERE BEING UTILIZED MULTIPLE TIMES.

```
#include "riscv_test.h"

#include "test_macros.h"

# RVTEST_RV64UF

RVTEST_CODE_BEGIN

# TEST_FP_OP2_D( 1, fadd.d, 0, 3.5, 2.5, 1.0 );

# TEST_FP_OP2_D( 2, fadd.d, 1, -1234, -1235.1, 1.1 );

# TEST_FP_OP2_D( 3, fadd.d, 1, 3.14159266, 3.14159265, 0.000000001 );

# TEST_PASSFAIL

# RVTEST_CODE_END

# .data

# RVTEST_DATA_BEGIN

# TEST_DATA

# TEST_DATA

# TEST_DATA

# TEST_DATA
```

LEARNING OUTCOMES



Hardware Knowledge:

Gained insights into CPU architecture and hardware description languages like Bluespec Verilog.



Pipeline Design:

Deepened understanding of pipelining and hazard management.



Techniques:

Learned the intricacies of register renaming and scoreboarding mechanisms.



Personal Growth:

Enjoyed the challenge of tackling a real-world hardware project.

THINGS WE GOT STUCK IN

Implementing Out-of-Order Execution:

Despite significant efforts, we were unable to fully transition to out-of-order execution. This challenge stemmed from the complexity of modifying the pipeline to support dynamic instruction scheduling and reordering.



THANK YOU