Introduction to DPC++ Programming for FPGA

A part of the DPC++ Tutorial Series




Data Parallel C++

- A high-level language for data parallel programming
- Based on modern C++
- Single source for heterogeneous computing architectures
- Offloading computing to accelerators (e.g. FPGA and GPU)
- Speedup on data parallel workloads
 - Algorithm and parallelism analysis
 - Data/task decomposition
 - Architecture oriented performance optimization (e.g. for FPGA)



DPC++: an Implementation of SYCL



A DPC++ Example

21

```
#include <CL/sycl.hpp>
                                                        Header Files
                        #include <iostream>
                        constexpr int num=16;
                                                        namespace
                        using namespace sycl;
                                                           scope
                        int main() {
   device queue
                          auto r = range{num};
                                                        SYCL buffer
   & command
                          buffer<int> a{r}; _
                                                        declaration
                          queue{}.submit([&](handler& h) {
                            accessor out{a, h};
                                                                        Lambda
kernel function
                           h.parallel for(r, [=](item<1> idx) {
                                                                       function
                             out[idx] = idx;
   on device
                           });
                   16
                          });
                                                                 host access
                   17
                   18
                          host accessor result{a};
                                                              results in buffer
                          for (int i=0; i < num; ++i)
                   19
                            std::cout << result[i] << "\n";</pre>
                                              Prof. Y. Luo: Intro to DPC++
```




Matrix Multiplication: How to Think in Parallel?

A part of the DPC++ Tutorial Series



Matrix Multiplication

$$A \times B = C$$





A C++ Implementation

```
// iterate over the rows of Matrix A
for (int i = 0; i < Ha; i++)
    // iterate over the columns of Matrix B
    for (int j = 0; i < Wb; j++) {
        C[i][j] = 0;
        // element-wise multiplication and accumulation
        for (int k = 0; k < Wa; k++)
            C[i][j] += A[i][k] * B[k][j];
```



A DPC++ Implementation

```
q.submit([&](handler &h) {
                                                                create
    auto A = a buf.get access<access::mode::read>(h);
                                                               accessors
    auto B = b buf.get access<access::mode::read>(h);
    auto C = sum buf.get access<access::mode::write>(h);
                                                                 set up
    range<2> num items{a rows, b columns};
                                                              problem size
    h.parallel for<class MMpara>(num items, [=](id<2> i) {
       size t \overline{row} = i[0], col = i[1];
                                                                   lambda function
                                                                      for device
        C[row][col] = 0;
        for (size t k = 0; k < Wa; k++)
            C[row][col] += A[row * Wa + k] * B[k * Wb + col];
    });
});
```

Demonstration

Compilation and execution of Matrix Multiplication example on Intel FPGA DevCloud



A Very Brief Introduction to FPGA Design Concepts

A part of the DPC++ Tutorial Series



Agenda

- Introduction to FPGA Architecture
- Concepts of FPGA Hardware Design
- Mapping Source Code to Hardware Datapath
- Scheduling
- Parallelism Models to FPGA Hardware
- Memory Types
- Trivia

Some materials used in this presentation are based on Intel® OneAPI DPC++ FPGA Optimization Guide




FPGA vs CPU

- FPGA does not have a fixed datapath
 - that is why it is "field programmable"!
- "Program" the hardware resources
 - Your have a lot more control on how your design is mapped
- Function as accelerators to offload intensive computing
- Design methodologies
 - Hardware Description Language
 - High level language (like DPC++)



FPGA Architecture

- Adaptive Logic Module
- RAM block
- DSP block
- Programmable routing switch






Prof. Y. Luo: Brief Intro to FPGA


FPGA Hardware Design Concepts

- Maximum frequency f_{MAX}
- Latency
- Pipelining
- Throughput
- Datapath
- Control path
- Occupancy



Pipelining to improve f_{MAX}





Prof. Y. Luo: Brief Intro to FPGA

true Valid false false false Logic Occupancy = 0% Logic 0x1b Data Х ▶ x **▶** X Occupancy clock false Valid false false true Logic Logic Occupancy = 33% 0x1c Data 0x1b Х Clock true Valid false true false Logic Logic Occupancy = 33% 0x1d Data 0x1c 0x1b x Clock true Valid true false true Logic Logic Occupancy = 66% 0x1e Data 0x1d 0x1c 0x1b

Prof. Y. Luo: Brief Intro to FPGA

Clock

rning with Purpose

DPC++ Design Analysis (I): Analyze FPGA Early Image

A part of the DPC++ Tutorial Series



Analyze your Design before Optimization

Stage 1: Emulation Compile to FPGA Emulator short time (~sec or ~min) **Stage 2: Optimization Report Generation** *Identify Bottlenecks* long compile time (hours) **Stage 3: FPGA Bitstream Compilation** Get binary ready to run on FPGA Stage 4: Profiling

Runtime Analysis

- 1. make sure the design is functionally correct
- 2. look for bottlenecks through compilation reports
- 3. revise the design to eliminate bottlenecks
- 4. repeat 1,2,3
- profiling to analyze runtime performance

Learning with Purpose

Demonstration

Look through compilation report of Matrix Multiplication example

