## Generic LibreSilicon process HKUST (NFF)

David Lanzendörfer

January 28, 2018

## Abstract

Copyright © 2017 LANCEVILLE TECHNOLOGY GROUP CO., LIMITED. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance, either version 1 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

This is the specification of the free silicon manufacturing standard for manufacturing the ls180nm¹standard logic cells and related free technology nodes from the LibreSilicon project.

For further clarification consult the complete documentation of the process.

 $<sup>^{1} \</sup>rm https://github.com/leviathanch/ls180nm$ 

## Process Flow of Lanceville Technologies LibreSilicon 180nm

• Project: LibreSilicon 180nm

• Name: Lanceville Technologies Group

• Date: January 28, 2018

	SiO2		
S	i (p-type)		

Wafer Cleanliness	Step Number	Equipment	Location	Cleanliness	Process	Requirements
Clean	0.1	A3: Sulfuric Cleaning	P201000	Clean	Initial Clean	H2SO4 + H2O2, 10mins, 120C
Clean	0.2	A2: HF:H2O (1:50)	P201000	Clean	HF dip	1 min
Clean	0.3	Spin Dryer-A	P201000	Clean	Dry the wafer automatically	
Clean	0.4	Diff. Furnace-D2 Dry/Wet Oxidation	P201000	Clean	Sacrificial Oxide Growth	200A