## Abstract

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance, either version 2 of the License, or (at your option) any later version.


This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

This is the specification of the free silicon manufacturing standard for manufacturing the ls018<sup>1</sup> standard logic cells and related free technology nodes from the LibreSilicon project.

## 1 Well

Si (p-type)	We start with a p-type silicon wafer
SiO2	
Si (p-type)	We grow an oxide layer of approximately 1000 angstrom thickness (see documentation)
Resist	
SiO2	
Si (p-type)	We thin film deposit a layer of resist
SiO2	
Si (p-type)	We expose and develop the pattern from the GDS2 layer information
Si (p-type)	
	We etch the 1000 angstrom oxide layer
N Si (p-type)	Ion implantation, Implant Phosphorus (P), a type impurity to erects N well (see decumentation)
_	Ion implantation: Implant Phosphorus (P); n-type impurity to create N-well (see documentation)
N	
Si (p-type)	Remove resist
N Si (p-type)	Remove oxide

## 2 Implant



<sup>&</sup>lt;sup>1</sup>https://github.com/leviathanch/ls018

- 3 Select
- 4 Active
- 5 Metal