

# Libre Silicon process specification

David Lanzendörfer

February 20, 2018

## Abstract

Copyright © 2017 LANCEVILLE TECHNOLOGY GROUP CO., LIMITED. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance, either version 1 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

This is the specification of the free silicon manufacturing standard for manufacturing the LibreSilicon standard logic cells<sup>1</sup> and related free technology nodes from the LibreSilicon project.

---

<sup>1</sup><https://github.com/chipforge/StdCellLib>

# Contents


<b>1</b>	<b>CMOS in a nutshell</b>	<b>4</b>
<b>2</b>	<b>Physics</b>	<b>6</b>
2.1	Infusion	6
2.2	MOS Capacitance	7
2.3	Threshold voltage ( $V_T$ )	7
2.4	The substrate bias effect	8
2.5	Threshold voltage ( $V_T$ ) adjustment	8
<b>3</b>	<b>Chemistry</b>	<b>9</b>
3.1	Etching silicon dioxide	9
3.2	Etching silicon nitride	10
3.3	Growing silicon nitride	10
<b>4</b>	<b>Process design</b>	<b>11</b>
4.1	Substrate	11
4.2	Isolation	11
4.3	Interconnect	12
4.4	MOS gate	12
4.5	NMOS threshold	12
4.6	PMOS threshold	13
<b>5</b>	<b>Process steps</b>	<b>14</b>
5.1	Shallow trench isolation	15
5.1.1	Initial cleaning	16
5.1.2	Sulfuric Cleaning	16
5.1.3	HF dip	16
5.1.4	Pad oxide	16
5.1.5	Nitride layer	16
5.1.6	Patterning positive	17
5.1.7	Nitride etching	17
5.1.8	Resist removal	17
5.1.9	Silicon etching	17
5.1.10	Deep oxidation	17
5.1.11	Oxide deposition	18
5.1.12	Patterning negative	18
5.1.13	Nitride+pad oxide etching	18
5.1.14	Resist removal	18
5.2	Well	19
5.2.1	Mask dioxide layer	20
5.2.2	Patterning	20
5.2.3	Etching	20
5.2.4	Cleaning	21
5.2.5	Injection	21
5.2.6	Oxide for drive-in	21
5.2.7	Drive-in	21
5.2.8	Oxide mask removal	22
5.3	n+ Implant	23
5.3.1	Mask dioxide layer	23
5.3.2	Patterning	23
5.3.3	Etching	24
5.3.4	Cleaning	24
5.3.5	Injection	24
5.3.6	Oxide removal	24
5.4	p+ Implant	25
5.4.1	Mask dioxide layer	25
5.4.2	Patterning	25
5.4.3	Etching	26
5.4.4	Cleaning	26

5.4.5	Injection . . . . .	26
5.4.6	Oxide removal . . . . .	26
5.5	Gate contact . . . . .	27
5.6	First vias . . . . .	28
5.7	First metal layer . . . . .	29
5.8	Additional vias . . . . .	30
5.9	Additional metal layer . . . . .	31

# 1 CMOS in a nutshell


This basic initial project is dedicated to the CMOS Technology only and for this reason two types of metal-oxide-semiconductor field-effect transistors (MOSFET) are required.

Historicaly, the first chips with MOSFETs on the mass market were p-channel MOSFETs in enhancement-mode.




**Figure 1:** enhancement-mode PMOS transistor use-case

The sectional view of a PMOS transistor in silicon is being shown below




**Figure 2:** Sectional view of a PMOS transistor

Historicaly later, faster chips with MOSFETs on the mass market were marked as n-channel MOSFETs in enhancement mode also.



**Figure 3:** enhancement-mode NMOS transistor use-case


The sectional view of a NMOS transistor in silicon is being shown here also.



**Figure 4:** Sectional view of a NMOS transistor


Both technologies, the older NMOS as the newer PMOS, have the same disadvantage. Every time, the transistor is switched on, the current between Drain and Source of the transistor is limited by the Resistor on Drain only. Higher currents here meaning also higher power consumption for the chip where the transistors are integrated also. If the transistors are switched off, now currents flows between Drain and Source anymore, the power consumption of the chip also goes low. Et voilà, the US-Patent with Number 3356858<sup>2</sup> changed the world and combines both technologies to the new complementary metal-oxide-semiconductor (CMOS) technology. Instead of every transistor is working against a weak resistor, the transistor works against a complementary switched-off transistor. With the Eyes of our antecessor CMOS doubles the transistor count, but contemporary chips all are build in CMOS.

<sup>2</sup><https://www.google.com/patents/US3356858>



**Figure 5:** complementary PMOS and NMOS transistor couple use-case

Below the sectional view of the inverter circuitry can be seen. For the run through of this process we will use this cross section diagram as reference.



**Figure 6:** Sectional view of a NMOS-PMOS transistor circuit

## 2 Physics

### 2.1 Infusion

The redistribution process depends on the ratio of the solubility of the doping material in silicon and  $\text{SiO}_2$ . At the Si/ $\text{SiO}_2$  interface the dopants are redistributed by segregation until the ratio of their concentration at the interface is the same as the ratio of their solubility in both materials. The ratio of dopant solubility is expressed by the segregation coefficient  $m$  which is

$$m = \frac{\text{solubility in silicon}}{\text{solubility in SiO}_2} \quad (1)$$

As listed in Table 1 below there are dopant species which solubilize better in  $\text{SiO}_2$  than in silicon ( $m < 1$ ) and species which have a reversed behavior ( $m > 1$ ). In case of  $m < 1$ , as for Boron, the dopant concentration is enhanced at the  $\text{SiO}_2$  side, whereas beneath the interface, there is a dopant depletion at the silicon surface. For reversed solubility ratios ( $m > 1$ , like Phosphorus), only few dopant atoms penetrate the interface. In order to obtain the by  $m$  determined concentration ratio at the interface, dopant atoms from deeper silicon zones diffuse back to the surface zone. Therefore, the dopant concentration at the silicon surface is enhanced, as illustrated in Figure 7b. In Figure 7  $C_c$  denotes the dopant concentration in the silicon surface zone before oxidation.  $x$  is the distance from the silicon surface.




Figure 7: Schematic illustration of dopant redistribution

Dopant species	Boron	Phosphor	Antimon	Arsen	Gallium
$m$	0.1-0.3	10	10	10	20

Table 1: Segregation coefficients  $m$  for important dopant species in silicon

## 2.2 MOS Capacitance

[https://ecee.colorado.edu/~bart/book/book/chapter6/ch6\\_3.htm](https://ecee.colorado.edu/~bart/book/book/chapter6/ch6_3.htm)

## 2.3 Threshold voltage ( $V_T$ )

The formula for calculating the threshold voltage of a MOS device is the following:

$$V_T = V_{t-mos} + V_{FB} \quad (2)$$

where  $V_{t-mos}$  is the ideal threshold voltage of an ideal MOS capacitor and  $V_{FB}$  is what is termed flat-band voltage and  $V_{t-mos}$  is the threshold. The MOS threshold voltage,  $V_{t-mos}$  is calculated by considering the MOS capacitor structure that form the gate of the MOS transistor.

The ideal threshold voltage may be expressed as:

$$V_{t-mos} = 2\phi_F + \frac{Q_b}{C_{ox}} \quad (3)$$

$$Q_b = \sqrt{2\epsilon_{Si}qN_A(2\phi_F + V_{SB})} \quad (4)$$

where  $C_{ox}$  is the oxide capacitance and  $Q_b$  which is called the bulk charge term.

The bulk potential is given by:

$$\phi_F = V_{th} \ln\left(\frac{p}{N_i}\right) = -V_{th} \ln\left(\frac{n}{N_i}\right) \quad (5)$$

As can be seen from the above equations, the bulk potential is positive for p-type substrates and negative for n-type substrates.  $V_{th}$  is the thermal voltage.<sup>3</sup>

$$V_{th} = \frac{kT}{q} \quad (6)$$

Since we connect bulk and source and are using p-substrate we can simplify the equation to become

$$Q_b = 2\sqrt{\epsilon_{Si}qN_AV_{th}\ln\left(\frac{N_A}{N_i}\right)} \quad (7)$$

$V_{FB}$ , is given by:

$$V_{FB} = \phi_{MS} - \frac{Q_f}{C_{ox}} - \frac{1}{C_{ox}} \int_0^{t_{ox}} \frac{x}{x_{ox}} \rho(x) dx \quad (8)$$

We assume the oxide doesn't contain any charge, which makes the equation fall together into

$$\rho(x) = 0 \Rightarrow V_{FB} = \phi_{MS} - \frac{Q_f}{C_{ox}} \quad (9)$$

with

$$\phi_{MS} = \phi_M - \phi_S = \phi_M - \left(\chi + \frac{E_g}{2} + \phi_F\right) \quad (10)$$

We now can put the equation together:

$$V_T = V_{t-mos} + V_{FB} \quad (11)$$

$$V_{t-mos} = 2\phi_F + \frac{Q_b}{C_{ox}} \Rightarrow V_T = 2\phi_F + \frac{Q_b}{C_{ox}} + V_{FB} \quad (12)$$

With the variables being the following:

- $N_A \approx 9 \times 10^{14} \text{cm}^{-3}$  is the substrate doping (of our chosen basis substrate. also see [Figure 5](#))
- $N_i$  is the carrier concentration in intrinsic (undoped) silicon.  $N_i$  is equal to  $1.45 \times 10^{10} \text{cm}^{-3}$  at  $300^\circ\text{K}$
- $\phi_M = 4.1\text{V}$  is the "work function" of our metal at the gate (multiplied with q) (Only Aluminum is practical for this process)

---

<sup>3</sup>[https://en.wikipedia.org/wiki/Boltzmann\\_constant#Role\\_in\\_semiconductor\\_physics:\\_the\\_thermal\\_voltage](https://en.wikipedia.org/wiki/Boltzmann_constant#Role_in_semiconductor_physics:_the_thermal_voltage)

- $E_g(T) = E_g(0) - \frac{\alpha T^2}{T+\beta} = 1.166 - 4.73 \cdot 10^{-4} \cdot \frac{T^2}{T+636} [eV]$  is the band gap energy of silicon at a given temperature<sup>4</sup> for which the parameters can be taken from Table 2

	Germanium	Silicon	GaAs
$E_g(0)[eV]$	0.7437	1.166	1.519
$\alpha[eV/K]$	$4.77 \times 10^{-4}$	$4.73 \times 10^{-4}$	$5.41 \times 10^{-4}$
$\beta[K]$	235	636	204

Table 2: Band cap energy parameters

- $C_{ox} [\frac{F}{cm^2}]$  is the capacity of the gate oxide
- $Q_{fc}$  is the surface state charge (which we assume zero for a simple CMOS circuit without NVM devices)
- $\epsilon_0 = 8.85 \cdot 10^{-14} \frac{F}{cm}$  is the electric permittivity in vacuum
- $\epsilon_{Si} = 11.68 \cdot \epsilon_0$  is the relative permittivity of silicon
- $\epsilon_{ox} = 3.9 \cdot \epsilon_0$  is the relative permittivity of silicon oxide
- $t_{ox}[cm]$  is the thickness of the oxide layer in cm
- $\chi = 4.05 eV$  is the electron affinity of a silicon crystal surface<sup>5</sup>
- $k = 8.6173303 \cdot 10^{-5} \frac{eV}{K}$  is the Boltzmann constant
- $q = 1.602 \cdot 10^{-19} C$  is the elementary charge

## 2.4 The substrate bias effect

## 2.5 Threshold voltage ( $V_T$ ) adjustment

At some point in the future this will be of very high relevance, because the lower the size of the transistors gets the higher the offset to  $V_{Tp}$  and  $V_{Tn}$  needs to become in order to stay on TTL 5V logic level or at least compensating for the lowered voltages in order to reach at least the 3.3V CMOS logic levels.

And adjustment of the threshold voltage can be achieved by:

- A relatively small dose  $N_I$  (units: ions/cm<sup>2</sup>) of dopant atoms is implanted into the near-surface region of the semiconductor.
- When the MOS device is biased in depletion or inversion, the implanted dopants add to (or subtract from) the depletion charge near the oxide-semiconductor interface

The formula to calculate the voltage offset is:

$$\Delta V_T = -\frac{qN_I}{C_{ox}} \begin{cases} N_I > 0 \text{ for donor atoms (Phosphorus/N)} \\ N_I < 0 \text{ for acceptor atoms (Boron/P)} \end{cases} \quad (13)$$

<sup>4</sup><https://ecee.colorado.edu/~bart/book/eband5.htm>

<sup>5</sup>[https://en.wikipedia.org/wiki/Electron\\_affinity](https://en.wikipedia.org/wiki/Electron_affinity)



## 3 Chemistry

### 3.1 Etching silicon dioxide

A very "selective" chemical for SiO<sub>2</sub> - i.e. does not etch silicon at all - is hydrofluoric acid (HF). If used directly such etchant has a too fast and aggressive action on the oxide, making very difficult the undercut and the linewidth control. For such reason, HF is universally used as a "buffered" solution, which can keep the etch rate low and constant, by moderating the PH level of the bath. This allows the etching time to be reliably correlated to the etching depth.

The industry standard buffered hydrofluoric acid solution (BHF) has the following formulation:

- 6 volumes of ammonium fluoride (NH<sub>4</sub>F, 40% solution)
- 1 volume of HF.

This can be prepared, for example, by mixing 113 g of NH<sub>4</sub>F in 170 ml of H<sub>2</sub>O, and adding 28 ml of HF.

The etch rate at room temperature can range from 1000 to 2500 Å/min (100-250nm/min). This depends on the actual density of the oxide which, as an amorphous layer, can have a more compact structure (if thermally grown in is oxygen) or less compact (if grown by CVD). The following etching reaction holds:



where  $\text{H}_2\text{SiF}_6$  is water soluble.

A common buffered oxide etch solution comprises a 6:1 volume ratio of 40% NH<sub>4</sub>F in water to 49% HF in water. This solution will etch thermally grown oxide at approximately 2 nanometres per second at 25 degrees Celsius. <sup>6</sup>

Another popular etching formulation is the P-etch:

60 volumes of  $\text{H}_2\text{O}$  + 3 vol. of HF + 2 vol. of  $\text{HNO}_3$ , that is: 300 ml of  $\text{H}_2\text{O}$  + 15 ml of HF + 10 ml of  $\text{HNO}_3$ .

The P-etch action is strongly dependent on oxide density, as it results from the growth technique. An example is reported in the literature<sup>7</sup>, indicating 120 Å/min for thermal oxide and 250-700 Å/min for sputtered oxide. A slow etching bath is preferred for opening mask windows for a silicon substrate. However, the etching process could be used just for removing the oxide film from the whole surface. In this case the etching speed is not critical, and a fast solution can be used, such as HF diluted 1:10 in water. The etching time can be easily evaluated by visually inspecting the surface. Once the oxide film is removed, the metal-grey color of the silicon surface appears.

Sometimes a very light etch is required, for removing just a few atomic layers. This is the case of surface cleaning and decontamination. HF diluted 1 : 50 in water can be used. The etching speed will be around 70 Å / min. For example, a typical 50 Å "native" oxide on silicon can be removed with a 45 - 50 sec light etch.

---

<sup>6</sup>Wolf, S.; R.N. Tauber (1986). Silicon Processing for the VLSI Era: Volume 1 - Process Technology. pp. 532-533. ISBN 978-0-9616721-3-3

<sup>7</sup>A. Pliskin, J.Vac.Sci Technol., vol. 14, p.1064, 1977

## 3.2 Etching silicon nitride

Thin films made of amorphous silicon nitride ( $Si_3N_4$ ) are usually deposited by chemical vapour deposition from silane ( $SiH_4$ ) and ammonia ( $NH_3$ ). Since they act as a barrier for water and sodium, they have a major role as passivation layers in microchip fabrication. Patterned nitride layers are also used as a mask for spatially selective silicon oxide growth, and as an etch mask when  $SiO_2$  masks cannot be used.

One example of the latter situation is given by the anisotropic etching of silicon in KOH. The etching rate of  $SiO_2$  in KOH is nearly 1000 times slower than the etching rate of silicon, and in most cases a  $SiO_2$  mask can be used successfully. However, a very deep selective etch may require a long etching time, and the 1000:1 etching rate ratio may result still too small to prevent the  $SiO_2$  mask from being etched off before the process is completed. In this circumstance  $Si_3N_4$ , thanks to its reduced etched rate, can successfully replace the oxide mask layer.

The wet etching of nitride films is often performed in concentrated hot orthophosphoric acid ( $H_3PO_4$ ). The bath temperature can range from 150°C to 180°C (boiling point) with a corresponding etch rate between 10 and 100 Å/min. It is good practice to bring the vapours into contact with a cold surface and to drive the condensed liquid back into the etching bath. This technique is referred to as "reflux".

The etching rates of silicon nitride, silicon oxide, and silicon in  $H_3PO_4$  are respectively in the 50 : 5 : 1 ratio.

## 3.3 Growing silicon nitride

In order to grow a high quality layer of silicon nitride on top of a silicon wafer which is adapted to be patterned and to serve as a mask for diffusion or implantation of selected impurities, the wafer is being best put into a chamber evacuated to a pressure less than about 1 Torr and heated to between 650 and 900 °C; A gaseous mixture comprising primarily ammonia and a silicon compound is being flooded into that chamber with a silicon compound flow rate of greater than approximately 12 cubic centimeters per minute and the ammonia and selected silicon compound having a ratio of relative concentrations in the range of 4:1 and 20:1.<sup>8</sup> The growth rate will be around 50 Angstroms per minute. That setup is called Low-Pressure Chemical Vapor Deposition (LPCVD), which is commonly available in basically any semiconductor manufacturing plant or laboratory.


---

<sup>8</sup><http://www.freepatentsonline.com/4395438.html>

## 4 Process design

We need to optimize our process to be TTL compatible (5V logic levels) and at the same time being as fast and power efficient as possible. In order to have a good propagation delay with a technology node of around  $1\mu m$  we will have to have gates with up to four stacked MOS transistors.

Acceptable input signal voltages range from 0 volts to 0.8 volts for a low logic state, and 2 volts to 5 volts for a high logic state. Acceptable output signal voltages shall range from 0 volts to 0.5 volts for a low logic state, and 2.7 volts to 5 volts for a high logic state<sup>9</sup>



**Figure 8:** TTL logic levels

As shown in Figure 8 we have some margin to make our PMOS and NMOS transistors work with each other in order to form a CMOS circuit which is actually working without getting warm.

Or more clearly defined

$$V_{off} \leq 0.8V \quad (15)$$

and

$$V_{on} \geq 2V \quad (16)$$

which are limits, elementary to our design.

### 4.1 Substrate

For this process p-substrate is being used, but forks and modifications will be very well possible based on a Graphene substrate or alike, still under the LSPL. The starting material is a p-type,  $\langle 100 \rangle$  oriented silicon with a doping concentration of  $\approx 9 \times 10^{14} cm^{-3}$ .

**Reasons for using p-substrate:**

- We can't use two different substrates for our design because in the design both PMOS and NMOS is present. We have to choose which is more beneficial from fabrication point of view. In general or say it's true that NMOS devices are always more in the Semiconductor Industry in comparison to PMOS devices. For your reference-SRAM requires 6 transistors (4 NMOS, 2 PMOS).
- Another reason for more number of NMOS is because of difference of mobility of electron and holes. Electron mobility is almost twice of holes mobility and because of this ON-RESISTANCE of n-channel device is half of p-channel device with the same geometry and under the same operating conditions. That means to achieve same impedance size of n-channel transistors is almost half of p-channel devices. Same thing I can say in the different way that for same size of wafer, we can have more number of NMOS (means can perform more logical operation) in comparison to PMOS.

### 4.2 Isolation

For the isolation (subsection 5.1) in this design the STI approach is being chosen. Shallow trench isolation (STI), also known as box isolation technique, is an integrated circuit feature which prevents electric current leakage between adjacent semiconductor device components.<sup>10</sup> STI is generally used on CMOS process technology nodes of 250 nanometers and smaller.

**Reasons for using box isolation:**

- We want to be forward compatible to future LibreSilicon nodes with a size of 100nm or smaller

<sup>9</sup><https://www.allaboutcircuits.com/textbook/digital/chpt-3/logic-signal-voltage-levels>

<sup>10</sup><https://www.google.com/patents/US7985656>

- It simplifies the construction of the gate and allows us to use Aluminum instead of Polysilicon for the gate contact

### 4.3 Interconnect

The interconnects and the gate electrode are being made using Aluminum.

**Reasons for using Aluminum:**

- Aluminum is easy to etch compared to copper
- It isn't contaminating everything and doesn't require special separated setup for handling

### 4.4 MOS gate

The wires and the MOS gates can be modeled as an RC low-pass filter, for that reason the time constant  $\tau = RC$  is limiting the clock frequency of our CMOS circuitry. However, we can't just make the gate ultra thin, because lowered capacity also creates lowered thresholds, which will be a very big problem, as soon as we go into the 100nm range and lower.


We arbitrarily defined the thickness of the gate to be  $t_{ox} = 40nm = 40 \cdot 10^{-9}m = 4 \cdot 10^{-8}m = 4 \cdot 10^{-6}cm$  which leads to the oxide capacity with the variables being:

- $\epsilon_0 = 8.85 \cdot 10^{-14} \frac{F}{cm}$  is the electric permittivity in vacuum
- $\epsilon_{Si} = 3.9 \cdot \epsilon_0$  is the relative permittivity of silicon dioxide

$$\Rightarrow C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} = \frac{3.9 \cdot 8.85 \cdot 10^{-14} \frac{F}{cm}}{4 \cdot 10^{-6}cm} = 2.2125 \cdot 10^{-8}F = \underline{\underline{22.125nF}} \quad (17)$$

### 4.5 NMOS threshold

First we take a look at the worst case of 4 stacked NMOS transistors, which is the highest stacking amount which will be possible in technologies relying on this process.



**Figure 9:** AND4 gate

As shown in [Figure 8](#) our acceptable voltages for our CMOS "ON" state range from 2V to VDD (which typically is around  $5V \pm 0.25V$ )

$$V_{on} \geq 2V \quad (18)$$

Because there are four transistors dividing the voltage by being in series, the power supply voltage is being divided by the amount of transistors in series. In order to match the threshold voltages of all of the transistors, which is needed for a working digital logic, the following equation need to be satisfied

$$V_{on} > 4 \cdot V_{Tn} \quad (19)$$

Lets assume the worst case with

$$V_{on} = 2V \quad (20)$$

Which leads to the required worst case threshold tolerance value

$$4 \cdot V_{Tn} < 2V \Rightarrow V_{Tn} < 500mV \quad (21)$$

Using the equation from [subsection 2.3](#) we can now set in this value and play around with the parameters.

$$V_T = \left( \frac{1.320724546433521 \cdot 10^{-8}}{C_{ox}} + 2.953020707838256 \right) V \quad (22)$$

For safety reasons we take 10% of the worst case as a error margin which leads us to the following new equation to solve

$$V_T = 450mV \quad (23)$$

And by setting the capacity of the gate (assuming it's silicon oxide only) into dependency of its thickness  $C_{ox} = \frac{\epsilon_{ox}}{t_{ox}}$  with  $\epsilon_{ox} = \epsilon_0 \cdot 3.9$  we end up with the following equation:

$$V_T = 3778.718117674845 * t_{ox} + 2.953020707838256 \quad (24)$$

We see that we even with no gate oxide at all (which doesn't make sense, since it would be a short circuit) would still end up with a threshold voltage of around 3V. We have to variate the doping in order to make sure we get a threshold value low enough for accommodating stacked transistors.

## 4.6 PMOS threshold

Now we take a look at the worst case of 4 stacked PMOS transistors, which is the highest stacking amount which will be possible in technologies relying on this process.





Figure 10: OR4 gate

## 5 Process steps

The general flow chart of the overall process flow can be seen in [Figure 11](#). These process steps will be discussed within the following sections.




**Figure 11:** Frontend and backend process flow

The five overall process steps are part of an active part of the technology, while the final metal (respectively contact) layers will be used for making a contact between the logic gates and macro cells and making them available to the exterior world.

For this process p-substrate is the required basic substrate, but forks and modifications will be very well possible based on a Graphene substrate or alike, still under the LSPL. The starting material is a p-type,  $\langle 100 \rangle$  oriented silicon with a doping concentration of  $\approx 9 \times 10^{14} cm^{-3}$ .

## 5.1 Shallow trench isolation

The geometry of a substrate with STI implemented can be seen in [Figure 12](#).



**Figure 12:** Shallow trench isolation target geometry

As can be seen in [section 1](#), the n-well and the STI trench are supposed to have approximately the same depth. Because the n-well will be  $\approx 4\mu m$  in depth ([subsection 5.2](#)) we have to match this with our trench depth.



**Figure 13:** Shallow trench isolation layout

In [Figure 13](#) we can see the layout for the STI area. The STI area will be everywhere, where no active areas are. The deep isolating oxide needs to be grown out of trenches which can't been etched out of the silicon by using resist as a mask. For that reason we will have to resort to a protective mask made from a nitride layer which has to be etched before hand. So the mask will be exposed onto positive resist on top of the nitride in order to form a protective mask covering the active areas from having etched trenches into them as show in [subsubsection 5.1.7](#). After that we will use a dry etching method for cutting into the silicon substrate and making the active area become islands with trenches in between, as shown in [subsubsection 5.1.9](#). After these steps we have to remove the nitride mask, for which we expose the same mask again, only this time to a layer of inverted resist.

### 5.1.1 Initial cleaning

In order to remove the initial naturally grown silicon dioxide from the wafer, acid is being applied to the wafer which leads to a pure silicon substrate wafer as in the process illustration shown in Figure 14.




Figure 14: Initial cleaning

This needs to be done because the naturally grown initially existing silicon oxide is not pure and may contain contamination which may render the final product unusable.

### 5.1.2 Sulfuric Cleaning

The sulfuric acid mixture,  $H_2SO_4 + H_2O_2$  is being applied to the wafer for 10 minutes at a temperature of 120 °C.

### 5.1.3 HF dip

After the sulfuric cleaning a HF ( $HF:H_2O, 1:50$ ) dip is being performed for one minute.

Hydrofluoric acid (HF) is used to remove native silicon dioxide from wafers. Since it acts quickly, one needs to only expose the wafer for a short time ("dip").

After that the wafer needs to be dried and quickly processed further before new uncontrolled natural oxide can build up on the wafer through the contact with air.

### 5.1.4 Pad oxide

We need a thin layer of oxide as surface to grow our protective nitride layer on top.




Figure 15: Pad oxide growth

The thin layer of "pad" oxide (around 300nm) is grown in dry ambient for 45 minutes at 1000°C.<sup>11</sup>

### 5.1.5 Nitride layer

We need a protective nitride layer for dry etching the trenches into the silicon. This nitride will be grown in this step.




Figure 16: Nitride growth


The required thickness of this layer is not that critical, it can very well variate between 6nm and 10nm.<sup>12</sup> For this reason we can put it into the LPCVD for around one or two minutes as explained in subsection 3.3.

<sup>11</sup><http://cleanroom.byu.edu/OxideTimeCalc>

<sup>12</sup><https://www.google.com/patents/US7985656>




### 5.1.6 Patterning positive



**Figure 17:** Patterning with positive resist

### 5.1.7 Nitride etching


We open the access to the silicon outside of the active areas in order to etch the trenches.



**Figure 18:** Nitride mask etching


We use the reflux method as described in [subsection 3.2](#)

### 5.1.8 Resist removal



**Figure 19:** Resist removal


### 5.1.9 Silicon etching



**Figure 20:** Trench etching


Dry etching (RIE)

### 5.1.10 Deep oxidation




**Figure 21:** Resist removal

### 5.1.11 Oxide deposition



**Figure 22:** Resist removal


### 5.1.12 Patterning negative



**Figure 23:** Patterning with negative resist

### 5.1.13 Nitride+pad oxide etching


Now we have to remove the nitride mask for further processing.



**Figure 24:** Trench etching

We use the reflux method as described in [subsection 3.2](#)


### 5.1.14 Resist removal



**Figure 25:** Cleaning wafer

## 5.2 Well


In order to build CMOS on the same substrate, an n-well is required for building the complementary P-channel transistor for a n-p-channel logic circuitry as shown above in the example section. The cross section as well as the top view of the targeted geometry are shown in [Figure 26](#)



**Figure 26:** N-well target geometry

The n-well will serve us as an island of n-doped substrate within the p-doped basis substrate. The dopant dose will be:  $2.5 \times 10^{12} cm^{-2}$

The surface concentration of the n-well ( $\approx 1 \times 10^{16} cm^{-3}$ ) is determined primarily by the need to maintain a sufficiently high surface concentration to prevent field inversion of the n-well. The depth of the n-well ( $\approx 4\mu m$ ) is then determined by the need to prevent punch-through of the parasitic vertical pnp transistor under worst case bias conditions.




**Figure 27:** N-Well layout

In [Figure 27](#) the layout of the n-well region on top of the active area region can be seen. You should make the active area always a little bit bigger than the n-well area in order to avoid hitting parts of the trench oxide with your dopant.

### 5.2.1 Mask dioxide layer

In order to selectively inject charge carrying atoms into the crystalline structure a protective dioxide ( $SiO_2$ ) layer needs to be grown on top of a p-type substrate.




**Figure 28:** Dioxide layer growth

The industrial best practice is a layer of around ( $500nm \approx 5000\text{\AA}$ ) thickness or more. For this purpose the wafer is being oxidized for at least 90 minutes at  $1000^\circ C$  using wet oxidation which results in a dioxide layer at least  $500nm (\approx 5000\text{\AA})$  in thickness.

### 5.2.2 Patterning

The resist is being deposited using spin coating and then baked depending on the baking time for the specific resist. The layout for being exposed onto the resist is being extracted from the "nwell" layer within the GDS2 file.




**Figure 29:** Cross/top view of n-well layout on resist

The thickness of the resist layer and the baking duration will variate depending on the specific equipment for which this process will be implemented with.

### 5.2.3 Etching

We now need to open a window in the dioxide layer, through which we will inject carrier atoms into the silicon crystal structure.




**Figure 30:** Cross/top view of n-well oxide window

Since the silicon dioxide layer is  $500nm$  thick and we wanna reach the silicon below we can use wet etching as described in the chemistry chapter. Using BHF (6:1) ([Equation 3.1](#)) we can etch with a speed of approximately

2 nm/s at 25 °C, we can calculate the etching time to be  $\frac{500nm}{2nm/s}=250s=4$  minutes 10 seconds (or make it rather 30 seconds instead of 10)

#### 5.2.4 Cleaning

In order to avoid contamination of the machines we need to make sure all the resist has been stripped off from the wafer.




**Figure 31:** Resist removal

Please just use the solvent for the specific resist.

#### 5.2.5 Injection

We now need to inject the carriers into the upper level of the n-channel area so that we can later on drive them into the crystal during the drive-in step.




**Figure 32:** Doping process

The n-well is implanted with a Phosphorus ( $P^{31}$ ) dose of  $2.5 \times 10^{12} cm^{-2}$  at an energy of 100 KeV. The n-well is then annealed.

#### 5.2.6 Oxide for drive-in

Now we need to cover the now doped and annealed areas with an oxide layer for the drive-in phase.




**Figure 33:** Oxide growth

The wafer is being oxidized for 32 minutes at 1000°C in order to achieve a cover silicon layer of 250nm thickness ( $\approx 2500\text{\AA}$ ).

#### 5.2.7 Drive-in

In order to drive the carrier atoms deeper into the crystalline structure the wafer needs to be driven in after predeposition.




**Figure 34:** Drive-in process

In this step the wafer is driven-in for 96 minutes at 1150°C in an inert ambient.

### 5.2.8 Oxide mask removal

We want to remove the silicon mask from the wafer so that the n-well becomes accessible for the further process steps but we don't want to etch "way too much" of the trench material.



**Figure 35:** Oxide removal

Since the silicon dioxide layer is 750nm (500nm+250nm) thick and we wanna reach the silicon below we can use wet etching as described in the chemistry chapter. Using BHF (6:1) ([Equation 3.1](#)) we can etch with a speed of approximately 2 nm/s at 25 °C. We can calculate the etching time to be  $\frac{750nm}{2nm/s} = 375s = 6 \text{ Minutes and } 15 \text{ Seconds}$ .

Etching away a "little bit too much" of the oxide isn't that bad, because the oxide within the trenches will be "filled up" again during the later steps.

### 5.3 n+ Implant

For the bulk of the PMOS transistors and for the source and drain of the NMOS transistors highly doped n+ areas are required. In this step we're going to build these.




Figure 36: N+ implant geometry target




Figure 37: N+ layout

#### 5.3.1 Mask dioxide layer




Figure 38: Oxide layer

#### 5.3.2 Patterning




Figure 39: N+ region resist mask

### 5.3.3 Etching




Figure 40: N+ region opened

### 5.3.4 Cleaning




Figure 41: Resist removal

### 5.3.5 Injection




Figure 42: N+ injection process

### 5.3.6 Oxide removal




Figure 43: Oxide removal



## 5.4 p+ Implant

For the bulk of the NMOS transistors and for the source and drain of the PMOS transistors highly doped p+ areas are required. In this step we're going to build these.




Figure 44: P+ implant geometry target




Figure 45: P+ layout

### 5.4.1 Mask dioxide layer




Figure 46: Oxide layer

### 5.4.2 Patterning




Figure 47: P+ region resist mask

### 5.4.3 Etching




Figure 48: P+ region opened

### 5.4.4 Cleaning




Figure 49: Resist removal

### 5.4.5 Injection




Figure 50: P+ injection process

### 5.4.6 Oxide removal




Figure 51: Oxide removal

5.5 Gate contact




Figure 52: Aluminum gate contacts with gate oxide




Figure 53: Gate layout

5.6 First vias




Figure 54: First via layout

5.7 First metal layer





Figure 55: First metal layout

5.8 Additional vias



**Figure 56:** Additional via layout

5.9 Additional metal layer




Figure 57: Additional metal layout