LibreSilicon process HKUST (NFF)

David Lanzendörfer

August 10, 2018

Abstract

Copyright © 2017 LANCEVILLE TECHNOLOGY GROUP CO., LIMITED. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance, either version 1 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

This document is part of the specification of the free silicon manufacturing standard for manufacturing the LibreSilicon standard logic cells¹ and related free technology nodes from the LibreSilicon project.

For this initial revision 0.1 a gate-first approach has been chosen which led to the choice of polysilicon as the gate electrode material because of the simplicity of the gate alignment. For better isolation properties of the transistors and gates in overall a box-isolation approach has been chosen. All of these choices have been made with the future scale down from the recent $1\mu m$ to smaller structure sizes. **This process is for manufacturing** $1\mu m$ **only!** But further releases which will have been tested with smaller structure sizes can be expected. Please see the document with the generic steps² in order to get a detailed description of the different steps.

 $^{^{1} \}verb|https://github.com/chipforge/StdCellLib|$


 $^{^2 \}texttt{https://github.com/libresilicon/process/raw/master/process_steps/process_hightech/process_hightech_steps.pdf}$

Process Flow of Lanceville Technologies Libre Silicon $1\mu m$

• Project: Libre Silicon $1\mu m$

• Name: Lanceville Technologies Group

• Date: August 10, 2018




1 Initial alignment mask



Wafer	
Cleanliness	
Clean	

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
1.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
1.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
1.3	SVG Coater Track (PHT- T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
1.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
1.5	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120° C, 1min
1.6	Lam 490 etcher (DRY-490)	P2-01000	Clean	Etching the alignment crosses from HKUST	2 minutes (120nm)
1.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
1.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Resist strip	
1.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	

2 P-well



Wafer
Cleanliness
Clean

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
2.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
2.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
2.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
2.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
2.5	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
2.6	CF-3000 Implanter (IMP- 3000)	P2-01000	Clean Semi clean	Boron implant	$2.5 \times 10^{12} cm^{-2}$ @60keV
2.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
2.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Resist strip	_
2.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	


3 N-well




Wafer
Cleanliness
Clean
Class

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
3.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
3.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
3.3	SVG Coater Track (PHT- T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
3.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
3.5	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
3.6	CF-3000 Implanter (IMP-3000)	P2-01000	Clean Semi clean	Phorphorus implant	$2.5 \times 10^{12} cm^{-2}$ @130keV
3.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
3.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Resist strip	
3.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	


4 Shallow trench isolation






Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
4.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
4.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
4.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
4.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
4.5	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120° C, 1min
4.6	DRIE Etcher #1 (DRY-Si-1)	P2-01000	Clean	Etching the trenches	1 minute $(2\mu m)$
4.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
4.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Resist strip	
4.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	


5 Field oxide





Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
5.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
5.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
5.3	Diffusion Furnace-D2, dry/wet oxidation (DIF- D2)	P2-01000	Clean	Drive in	4 hours 30 minutes @ 1050°C in dry environment
5.4	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
5.5	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
5.6	LPCVD-B3 LTO (CVD-B3)	P2-01000	Clean	Oxide deposition	$3\mu m$ (filling the trenches)
5.7	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
5.8	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
5.9	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C, 1min
5.10	C3:BOE (WET-C3)	P2-01000	Clean	BOE: Field oxide etching	6 minutes (3000 nm, 500nm/min)
5.11	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Sulfuric resist strip	H2SO4+H2O2, 120°C, 10mins
5.12	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	


6 Gate



Γ	Wafer
	Cleanliness
	Clean
Ī	Clean
	Clean
	Clean
	Clean
Ī	Clean
	Clean
_	

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
6.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
6.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
6.3	Diffusion Furnace-D2, dry oxidation (DIF-D1)	P2-01000	Clean	Gate oxide growth	40nm, 33 minutes 14 seconds @ 1050°C in dry environment
6.4	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
6.5	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
6.6	LPCVD-A3: Amor-Si/Poly (CVD-A3)	P2-01000	Clean	Gate electrode growth	600nm of poly silicon
6.7	SVG Coater Track (PHT- T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
6.8	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
6.9	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
6.10	Poly etcher (DRY-Poly)	P2-01000	Clean Semi clean	Poly silicon etch	6 minute 10 seconds (600nm poly + 40nm oxide)
6.11	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Sulfuric resist strip	H2SO4+H2O2, 120°C, 10mins
6.12	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	


7 N+ implant



Wafer
Cleanliness
Clean

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
7.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
7.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
7.3	SVG Coater Track (PHT- T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
7.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
7.5	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120° C, 1min
7.6	CF-3000 Implanter (IMP- 3000)	P2-01000	Clean Semi clean	Phorphorus implant	$2.5 \times 10^{12} cm^{-2}$ @ 90keV
7.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
7.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Resist strip	
7.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	


8 P+ implant




Wafer
Cleanliness
Clean

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
8.1	B1: Sulfuric cleaning (WET-B1)	P2-01000	Clean	Default cleaning	
8.2	Spin Dryer-B (SRD-B)	P2-01000	Clean	Dry the wafer automatically	
8.3	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	FH 6400L: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
8.4	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
8.5	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
8.6	CF-3000 Implanter (IMP- 3000)	P2-01000	Clean Semi clean	Boron implant	$2.5 \times 10^{12} cm^{-2}$ @ 35keV
8.7	PS210 Asher (DRY-PR-1)	P2-01000	Clean	Resist strip	
8.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Resist strip	
8.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	


9 Silicification





Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
9.1	A3:Sulfuric cleaning (WET-A3)	P2-01000	Clean	Default cleaning	
9.2	Spin Dryer-A (SRD-A)	P2-01000	Clean	Dry the wafer automatically	
9.3	LPCVD-B3 LTO (CVD-B3)	P2-01000	Clean	Spacer oxide	50 nm
9.4	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
9.5	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
9.6	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
9.7	AOE Etcher (DRY-AOE)	P2-01000	Clean	Anisotropic oxide etch	12 seconds
9.8	E4:Resist strip (WET-E4)	P2-01000	Clean Semi clean	Sulfuric resist strip	H2SO4+H2O2, 120°C, 10mins
9.9	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	
9.10	Varian 3180 Sputter (SPT-3180)	P2-01000	Semi clean	Deposit Titanium	15 seconds (roughly 60nm)
9.11	AG610 RTP (DIF-R2)	P2-01000	Semi clean	First reaction phase	240 seconds @ 700° C
9.12	E2: General purpose (WET- E2)	P2-01000	Semi clean	Remove unreacted Titanium	APM solution (Ammonia and Hydro- gen Peroxide mixture), 1 minute
9.13	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	
9.14	AG610 RTP (DIF-R2)	P2-01000	Semi clean	Second reaction phase	240 seconds @ 800° C


10 Contact




Wafer
Cleanliness
Semi clean

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
10.1	D1: Dump rinse (WET-D-DR)	P2-01000	Semi clean	Wafer cleaning	
10.2	Spin Dryer-D (SRD-D)	P2-01000	Semi clean	Dry the wafer automatically	
10.3	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi clean	Oxide deposition	500 nm
10.4	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
10.5	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
10.6	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
10.7	E2: General purpose (WET- E2)	P2-01000	Semi clean	BOE (1:6), LTO Etch	1 minute (500 nm, 500nm/min)
10.8	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	
10.9	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi clean	Resist Stripping	5mins, 70°C
10.10	Spin Dryer-Y (SRD-Y)	P2-00100	Semi clean	Spin dry	


11 Metal 1





Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
11.1	Varian 3180 Sputter (SPT-3180)	P2-01000	Semi clean	Deposit Aluminum	37.5 seconds (roughly 600nm)
11.2	SVG Coater Track (PHT- T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
11.3	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
11.4	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120° C, 1min
11.5	D1: Aluminum etch (WET-D1)	P2-01000	Semi clean	Wire formation	2 minutes (600 nm, 282.3 nm/min)
11.6	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi clean	Resist Stripping	5mins, 70°C
11.7	Spin Dryer-Y (SRD-Y)	P2-00100	Semi clean	Spin dry	


12 Via 1



Wafer Cleanliness Semi clean		
Semi clean		
Semi clean	Cleanliness	
Semi clean Semi clean Semi clean Semi clean Semi clean Semi clean	Semi clean	
Semi clean Semi clean Semi clean Semi clean Semi clean Semi clean		
Semi clean Semi clean Semi clean Semi clean Semi clean	Semi clean	
Semi clean Semi clean Semi clean Semi clean		
Semi clean Semi clean Semi clean		
Semi clean Semi clean	Semi clean	
Semi clean	Semi clean	
Semi clean	Semi clean	
	Semi clean	
Semi clean		
	Semi clean	

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
12.1	D1: Dump rinse (WET-D-DR)	P2-01000	Semi clean	Wafer cleaning	
12.2	Spin Dryer-D (SRD-D)	P2-01000	Semi clean	Dry the wafer automatically	
12.3	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi clean	Oxide deposition	500 nm
12.4	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
12.5	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
12.6	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
12.7	E2: General purpose (WET- E2)	P2-01000	Semi clean	BOE (1:6), LTO Etch	1 minute (500 nm, 500nm/min)
12.8	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	
12.9	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi clean	Resist Stripping	5mins, 70° C
12.10	Spin Dryer-Y (SRD-Y)	P2-00100	Semi clean	Spin dry	


13 Metal 2



Wafer
Cleanliness
Semi clean

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
13.1	Varian 3180 Sputter (SPT-3180)	P2-01000	Semi clean	Deposit Aluminum	37.5 seconds (roughly 600nm)
13.2	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
13.3	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
13.4	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
13.5	D1: Aluminum etch (WET-D1)	P2-01000	Semi clean	Wire formation	2 minutes (600 nm, 282.3 nm/min)
13.6	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi clean	Resist Stripping	5mins, 70° C
13.7	Spin Dryer-Y (SRD-Y)	P2-00100	Semi clean	Spin dry	


14 Via 2



Wafer						
Cleanliness						
Semi clean						
Semi clean						
Semi clean						
Semi clean						
Semi clean						
Semi clean						
Semi clean						
<u> </u>						
Semi clean						
Semi clean						
Semi clean						
Semi clean						
Com Croun						

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
14.1	D1: Dump rinse (WET-D-DR)	P2-01000	Semi clean	Wafer cleaning	
14.2	Spin Dryer-D (SRD-D)	P2-01000	Semi clean	Dry the wafer automatically	
14.3	LPCVD-F4 LTO/PSG (CVD-F4)	P2-01000	Semi clean	Oxide deposition	500 nm
14.4	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
14.5	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
14.6	SVG Developer Track (PHT- T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120° C, 1min
14.7	E2: General purpose (WET- E2)	P2-01000	Semi clean	BOE (1:6), LTO Etch	1 minute (500 nm, 500nm/min)
14.8	Spin Dryer-E (SRD-E)	P2-01000	Clean Semi clean	Dry the wafer automatically	
14.9	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi clean	Resist Stripping	5mins, 70° C
14.10	Spin Dryer-Y (SRD-Y)	P2-00100	Semi clean	Spin dry	

15 Metal 3



Wafer Cleanliness					
Semi clean					
Semi clean					
Semi clean					
Semi clean					
Semi clean					
Semi clean					

Step Num- ber	Equipment	Location	Cleanliness	Process	Requirements
15.1	Varian 3180 Sputter (SPT-3180)	P2-01000	Semi clean	Deposit Aluminum	37.5 seconds (roughly 600nm)
15.2	SVG Coater Track (PHT-T1)	P2-00100	Clean Semi clean	HMDS, PR coating, soft bake	HPR 504: 3krpm ($\approx 1.5 \mu m$), soft bake: 110° C 1min
15.3	ASML Stepper (PHT-S1)	P2-00100	Clean Semi clean	Exposure of the layer	
15.4	SVG Developer Track (PHT-T2)	P2-00100	Clean Semi clean	Develop, Hard bake	FHD-5, 1min; hard bake: 120°C , 1min
15.5	D1: Aluminum etch (WET-D1)	P2-01000	Semi clean	Wire formation	2 minutes (600 nm, 282.3 nm/min)
15.6	Y1:MS2001 Resist strip (WET-Y1)	P2-00100	Semi clean	Resist Stripping	5mins, 70°C
15.7	Spin Dryer-Y (SRD-Y)	P2-00100	Semi clean	Spin dry	