Abstract

Copyright © 2017 LANCEVILLE TECHNOLOGY GROUP CO., LIMITED. All rights reserved.

This process is licensed under the Libre Silicon public license; you can redistribute it and/or modify it under the terms of the Libre Silicon public license as published by the Libre Silicon alliance, either version 1 of the License, or (at your option) any later version.

This design is distributed in the hope that it will be useful, but WITHOUT ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the Libre Silicon Public License for more details.

This document is part of the specification of the free silicon manufacturing standard for manufacturing the LibreSilicon standard logic cells¹ and related free technology nodes from the LibreSilicon project.

For this initial revision 0.1 a gate-first approach has been chosen which led to the choice of polysilicon as the gate electrode material because of the simplicity of the gate alignment. For better isolation properties of the transistors and gates in overall a box-isolation approach has been chosen. All of these choices have been made with the future scale down from the recent $1\mu m$ to smaller structure sizes. **This process is for manufacturing** $1\mu m$ **only!** But further releases which will have been tested with smaller structure sizes can be expected.

¹https://github.com/chipforge/StdCellLib

Contents

1	Sha	allow trench isolation			5
	1.1	Initial cleaning			6
		1.1.1 Sulfuric Cleaning			6
		1.1.2 HF dip			6
		1.1.3 Drying			6
	1.2	Hard mask: Oxide growth			6
	1.3	Hard mask: Patterning			7
	1.4	Hard mask: Etching			7
	1.5	Hard mask: Resist removal			7
	1.6	Silicon etching			8
	1.7	Hard mask: Removal			8
2	P-w				9
	2.1	Mask dioxide layer			10
	2.2				10
	2.3				11
	2.4				11
	$\frac{2.5}{2.6}$	1 1			12
	2.6	Oxide mask removal		•	12
3	N-v	well		1	13
•	3.1	Mask dioxide layer			14
	3.2	·			14
	3.3				15
	3.4				15
	3.5				16
	3.6	Oxide for drive-in			16
	3.7	Drive-in			16
	3.8	Oxide mask removal			17
					_
4		eld oxide			18
4	4.1	Oxide growth			19
4	4.1 4.2	Oxide growth			19 19
4	4.1 4.2 4.3	Oxide growth	· ·		19 19 20
4	4.1 4.2	Oxide growth	· ·		19 19
	4.1 4.2 4.3 4.4	Oxide growth	· ·		19 19 20 20
	4.1 4.2 4.3 4.4 Gat	Oxide growth			19 19 20 20
	4.1 4.2 4.3 4.4 Gat 5.1	Oxide growth Patterning			19 19 20 20 21
	4.1 4.2 4.3 4.4 Gat 5.1 5.2	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition			19 19 20 20 21 22
	4.1 4.2 4.3 4.4 Gat 5.1	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning		2	19 19 20 20 21 22 22 22
	4.1 4.2 4.3 4.4 Gat 5.1 5.2 5.3	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Etching			19 19 20 20 21 22 22
5	4.1 4.2 4.3 4.4 Gat 5.1 5.2 5.3 5.4 5.5	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning			19 19 20 20 21 22 22 22 23
5	4.1 4.2 4.3 4.4 Gat 5.1 5.2 5.3 5.4 5.5	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning Implant		22	19 19 20 20 21 22 22 22 23 23 24
5	4.1 4.2 4.3 4.4 Gat 5.1 5.2 5.3 5.4 5.5	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning		22	19 19 20 20 21 22 22 22 23 23 24 25
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning Cleaning Mask dioxide layer Pattering			19 19 20 20 21 22 22 22 23 23 24 25 25
5	$4.1\\4.2\\4.3\\4.4$ Gat 5.1 5.2 5.3 5.4 5.5 $\mathbf{n}+$ 6.1 6.2 6.3	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning . Implant Mask dioxide layer Pattering Etching Etching		22	19 19 20 20 21 22 22 23 23 24 25 25 25
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.2 6.3 6.4	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning Cleaning Cleaning Cleaning		22	19 19 20 20 21 22 22 23 23 24 25 25 25 25
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2 6.3 6.4 6.5	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning Implant Mask dioxide layer Pattering Etching Cleaning Etching Injection			19 19 20 20 21 22 22 23 23 24 25 25 25 26
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.2 6.3 6.4	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning Cleaning Cleaning Cleaning			19 19 20 20 21 22 22 23 23 24 25 25 25 25
5	4.1 4.2 4.3 4.4 Gat 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2 6.3 6.4 6.5 6.6	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning Etching Oxide removal		22	19 19 20 20 21 22 22 23 23 24 25 25 26 26
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2 6.3 6.4 6.5 6.6	Oxide growth Patterning . Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning . Etching Cleaning . Implant Mask dioxide layer Pattering Etching Cleaning . Etching Oxide removal		22	19 19 20 20 21 22 22 23 23 24 25 25 25 26 26 27
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2 6.3 6.4 6.5 6.6 p + 7.1	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning - Injection Oxide removal - Implant Mask dioxide layer		2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	19 19 20 20 21 22 22 23 23 24 25 25 26 26 27
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2 6.3 6.4 6.5 6.6	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning - Cleaning		22	19 19 20 20 21 22 22 23 23 24 25 25 26 26 28
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n+ 6.1 6.2 6.3 6.4 6.5 6.6 p+ 7.1 7.2 7.3	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning Injection Oxide removal - Implant Mask dioxide layer Pattering Etching Etching Cleaning Injection Oxide removal - Implant Mask dioxide layer Pattering Etching Etching Etching Oxide removal			19 19 20 20 21 22 22 23 23 24 25 25 26 26 27 28 28
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2 6.3 6.4 6.5 6.6	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning - Injection Oxide removal - Implant Mask dioxide layer Pattering Etching Cleaning - Cleaning		22	19 19 20 20 21 22 22 23 23 24 25 25 26 26 28 28 28
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n+ 6.1 6.2 6.3 6.4 6.5 6.6 p+ 7.1 7.2 7.3 7.4	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning - Injection Oxide removal - Implant Mask dioxide layer Pattering Etching Cleaning Injection Oxide removal - Implant Mask dioxide layer Pattering Etching Cleaning Injection Oxide removal		22	19 19 20 20 21 22 22 23 23 24 25 25 26 26 27 28 28
5	4.1 4.2 4.3 4.4 5.1 5.2 5.3 5.4 5.5 n + 6.1 6.2 6.3 6.4 6.5 6.6 p + 7.1 7.2 7.3 7.4	Oxide growth Patterning Etching Resist removal te Gate oxide deposition Polysilicon deposition Patterning Etching Cleaning - Implant Mask dioxide layer Pattering Etching Cleaning - Injection Oxide removal - Implant Mask dioxide layer Pattering Etching Cleaning - Cleaning		22	19 19 20 20 21 22 22 23 24 25 25 26 28 28 28 28 29

	8.2 8.3	Oxide deposition	31 31			
	8.5 8.6	First reaction step Etch Second reaction step	$\frac{32}{32}$			
9	Firs	et vias	33			
10	Firs	et metal layer	34			
11	11 Additional vias					
12 Additional metal layer						

Libre Silicon process steps

David Lanzendörfer

May 15, 2018

The general flow chart of the overall process flow can be seen in Figure 1. These process steps will be discussed within the following sections.




Figure 1: Frontend and backend process flow

The six overall process steps are part of an active part of the technology, while the final metal (respectively contact) layers will be used for making a contact between the logic gates and macro cells and making them available to the exterior world.

For this process p-substrate is the required basic substrate, but forks and modifications will be very well possible based on a Graphene substrate or alike, still under the LSPL. The starting material is a p-type, <100> oriented silicon with a doping concentration of $\approx 9\times 10^{14}cm^{-3}$.

If you don't have a plasma etcher you will need <111> substrate!

1 Shallow trench isolation

The geometry of a substrate with STI implemented can be seen in Figure 2.




Figure 2: Shallow trench isolation target geometry

As can be seen in Figure 19, the n-well and the STI trench are supposed to have approximately the same depth but the n-well and p-well go down a little bit further. Because the n-well will be $\approx 4\mu m$ in depth we have to match this with our trench depth. I order to allow a sufficiently low resistance of the ESD diode but at the same time a sufficient isolation of between the standard cells a trade-ff has been done. The targeted depth of the box isolation is $\approx 2\mu m$.




Figure 3: Shallow trench isolation layout

In Figure 3 we can see the layout for the STI area. The STI area will be everywhere, where no active areas are. The field oxide needs to be grown out of trenches which can't be etched out of the silicon by using resist as a mask. For that reason we will have to resort to a protective mask made from a silicon dioxide layer which has to be etched before hand. So the mask will be exposed onto positive resist on top of the hard mask oxide layer in order to form a protective mask covering the active areas from having etched trenches into them. After that we can either use a dry etching method or wet etching for cutting into the silicon substrate and making the active area become islands with trenches in between. After these steps we have to remove the hard mask. Our minimum width and height as well as the space between the active areas comes from the line space constrain of the silicon etcher and of course the optical limitations of the stepper which are as well $0.5 \mu m$.

1.1 Initial cleaning

In order to remove the initial naturally grown silicon dioxide from the wafer, acid is being applied to the wafer which leads to a pure silicon substrate wafer as in the process illustration shown in Figure 4.




Figure 4: Initial cleaning

This needs to be done because the naturally grown initially existing silicon oxide is not pure and may contain contamination which may render the final product unusable.

1.1.1 Sulfuric Cleaning

The sulfuric acid mixture, $H_2SO_4 + H_2O_2$ is being applied to the wafer for 10 minutes at a temperature of 120 °C.

1.1.2 HF dip

After the sulfuric cleaning a HF (HF: H_2O ,1:50) dip is being performed for one minute.

Hydrofluoric acid (HF) is used to remove native silicon dioxide from wafers. Since it acts quickly, one needs to only expose the wafer for a short time ("dip").

1.1.3 Drying

After that the wafer needs to be dried and quickly processed further before new uncontrolled natural oxide can build up on the wafer through the contact with air.

1.2 Hard mask: Oxide growth

We need a thick layer of oxide as protective hard mask to etch the trenches into the silicon.



Figure 5: Hard mask growth

In subsection 1.6.we want to etch $2\mu m$ deep into the silicon which, depending on the approach, will take a different amount of oxide for an effective hard mask.

Possible approaches:

• "DRIE Etcher #1" from HKUST

We can use anisotropic plasma etching for sharper borders.

With this method it takes pretty much a minute to etch $2\mu m$ deep.

In one minute the oxide will have been etched away by at most 25nm.

This means we can grow a 100nm thick layer and are well off.

Growing 100nm of dioxide takes around 5 minutes 30 seconds at $1050^{\circ}C$ in wet ambient¹.

• Chemical solution

When using KOH acid at $60^{\circ}C$, it takes 4 minutes and 30 seconds in order to etch $2\mu m$ deep.

This means the oxide layer needs to be at least 226 nm thick, so we choose a nice round number of 300nm.

The layer of silicon dioxide of around 300nm thickness is grown in wet ambient for 25 minutes at $1050^{\circ}C$

² in the diffusion furnace.

¹http://cleanroom.byu.edu/OxideTimeCalc

²http://cleanroom.byu.edu/OxideTimeCalc

1.3 Hard mask: Patterning

The resist is being deposited using spin coating and then soft baked depending on the baking time for the specific resist.



Figure 6: Patterning with positive resist

The layout for being exposed onto the resist is being extracted from the "active" layer within the GDS2 file onto a bright field mask because we need to use the same mask again in section 4, so alignment needs to be possible.

1.4 Hard mask: Etching

We open the access to the silicon, outside of the active areas, in order to etch the trenches.




Figure 7: Nitride mask etching

There are dry etching and wet etching methods available for etching the oxide hard mask. The downside of wet etching is that it also etches horizontally, however the chemical BHF is readily available and allows for easy implementation of the process.

Possible approaches:

• "DRIE Etcher #1" from HKUST

We can use anisotropic plasma etching for sharper borders.

• Chemical solution

We can use buffered hydrofluoric acid (BOE (1:6)) at room temperature for a little bit over 3 minutes in order to get through the 300nm of oxide or around 1 minute for 100nm.in case RIE is being used for silicon etching

Etching too long might cause under-etch however!

1.5 Hard mask: Resist removal

Now we need to remove the contaminants for further processing.




Figure 8: Resist removal

We strip the resist, rinse and perform sulfuric cleaning.

1.6 Silicon etching

Silicon can only be etched by a very aggressive chemical cocktail of KOH and TMAH (20%) or by plasma etching.




Figure 9: Trench etching

Possible approaches:

• "DRIE Etcher #1" from HKUST

This machine a normal etching rate of up to $2\frac{\mu m}{min}$ for etching silicon.

This means we etch for 1 minute in order to reach the desired depth.

The selectivity to oxide is >80:1 which means the etch speed for the hard mask will be at most $\frac{1}{80}2\frac{\mu m}{min} = \frac{1}{80}2000\frac{nm}{min} = 25\frac{nm}{min}$.

• Chemical solution

Using a KOH solution of 20% at $60^{\circ}C$ gives us an etch rate of roughly $26.57\mu m$ per hour³.

- The $\langle 100 \rangle$ etch rate is: 26.57 micron/hr = 0.44 micron/min
- The <110> etch rate is: 40.5 micron/hr
- The <111> etch rate is: 0.4932 micron/hr
- The SiO2 etch rate is: 49.92 nanometers/hr

With a desired depth of $2\mu m$ we will have to etch around 4 minutes and 30 seconds in order to reach the desired depth. The disadvantage of this approach is the imprecision and under-etch of the mask.

1.7 Hard mask: Removal

Now we have to remove the oxide hard mask for further processing in order to proceed with well formation without contamination during oxide growing.




Figure 10: Trench etching

We use buffered hydrofluoric acid (BOE (1:6)) at room temperature for a little bit over 3 minutes in order to remove all of the 300nm thick oxide layer and roughly 1 minute for 100nm.

³http://www.lelandstanfordjunior.com/KOH.html

2 P-well

In order to build CMOS on the same substrate, a P-well is required for building the complementary N-channel transistor for a n-p-channel logic circuitry. The cross section as well as the top view of the targeted geometry are shown in Figure 19




Figure 11: P-well target geometry

The P-well will serve us as an island of higher p-doped substrate within the slightly p-doped basis substrate. The dopant dose will be $2.5 \times 10^{12} cm^{-2}$ as calculated in the documentation of the process design leading to these steps⁴.




Figure 12: P-Well layout

In Figure 12 the layout of the P-well region on top of the active area region can be seen. The p-well is being fit into the active area.

It should even be a little bit bigger than the active area, because of possible alignment offsets

 $^{^4}$ https://github.com/leviathanch/libresiliconprocess/raw/master/process_design/process_design.pdf

2.1 Mask dioxide layer

In order to selectively inject charge carrying atoms into the crystalline structure a protective dioxide (SiO_2) layer needs to be grown on top of a p-type substrate.




Figure 13: Dioxide layer growth

With an energy of 100keV for the implantation performed in subsection 2.5, the projected range of the dopants within the oxide will be 310nm (380nm tops) ⁵. This means being on the safe side and having 500nm as the thickness is a good approach.

In order to grow the 500nm thick oxide layer, the wafer is being oxidized for around 56 minutes at 1050° C using wet oxidation which results in a dioxide layer of around 500nm in thickness⁶.

2.2 Patterning

The resist is being deposited spray or spin coating (spray coating is better because of the uneven surface!) and then soft baked depending on the baking time for the specific resist. The layout for being exposed onto the resist is being extracted from the "pwell" layer within the GDS2 file.




Figure 14: Cross/top view of P-well layout on resist

The thickness of the resist layer and the baking duration will variate depending on the specific equipment for which this process will be implemented with. Also after the exposure and development, the hard baking shouldn't be forgotten!

 $^{^{5}}$ http://cleanroom.byu.edu/rangestraggle

 $^{^6 {\}tt http://cleanroom.byu.edu/OxideTimeCalc}$

2.3 Etching

We now need to open a window in the dioxide layer, through which we will inject carrier atoms into the silicon crystal structure.




Figure 15: Cross/top view of P-well oxide window

There are multiple possible approaches to etch through these 500nm of oxide.

Possible approaches:

• "DRIE Etcher #1" from HKUST
We can use anisotropic plasma etching for sharper borders.

• Chemical solution

We can use buffered hydrofluoric acid (BOE (1:6)) at room temperature for a little bit over 4 minutes in order to get through the 500nm of oxide.

Too long over 4 minutes might cause under-etch however!

2.4 Cleaning

In order to avoid contamination of the machines we need to make sure all the resist has been stripped off from the wafer.




Figure 16: Resist removal

Please just use the solvent for the specific resist.

2.5 Implantation/Predeposition

We now need to inject the carriers into the upper level of the n-channel area so that we can later on drive them into the crystal during the drive-in step.




Figure 17: Doping process

Possible approaches:

• "CF-3000 Implanter (IMP-3000)" from HKUST

The P-well is implanted with a Boron (B^{11}) dose of $2.5 \times 10^{12} cm^{-2}$ at an energy of 100 KeV. The P-well is then annealed.

• Constant source diffusion

We can add a layer of Boron solution and diffusing in order to have an initial concentration in order to reach the desired concentration later by main diffusion.

2.6 Oxide mask removal

We want to remove the silicon mask from the wafer so that the P-well becomes accessible for the further process steps but we don't want to etch "way too much" of the trench material.




Figure 18: Oxide removal

We use buffered hydrofluoric acid (BOE (1:6)) at room temperature for a little bit over 4 minutes (roughly 10 seconds more or so) in order to remove the 500nm of oxide layer.

3 N-well

In order to build CMOS on the same substrate, an N-well is required for building the complementary P-channel transistor for a n-p-channel logic circuitry as shown above in the example section. The cross section as well as the top view of the targeted geometry are shown in Figure 19




Figure 19: N-well target geometry

The N-well will serve us as an island of N-doped substrate within the P-doped basis substrate. The dopant dose will be $2.5 \times 10^{12} cm^{-2}$ as calculated in the documentation of the process design leading to these steps⁷.




Figure 20: N-Well layout

In Figure 20 the layout of the n-well region on top of the active area region can be seen. The n-well is being fit into the active area. It should even be a little bit bigger than the active area, because of possible alignment offsets

 $^{^{7}} https://github.com/leviathanch/libresiliconprocess/raw/master/process_design/process_design.pdf$

3.1 Mask dioxide layer

In order to selectively inject charge carrying atoms into the crystalline structure a protective dioxide (SiO_2) layer needs to be grown on top of a p-type substrate.




Figure 21: Dioxide layer growth

With an energy of 100keV for the implantation performed in subsection 3.5, the projected range of the dopants within the oxide will be 100nm (130nm tops) ⁸. This means being on the safe side and having 300nm as the thickness is a good approach.

In order to grow the 300nm thick oxide layer, the wafer is being oxidized for around 25 minutes at 1050°C using wet oxidation which results in a dioxide layer of around 300nm in thickness⁹.

3.2 Patterning

The resist is being deposited using spray coating because the uneven nature of the oxide layer. After that the wafer is being soft baked depending on the baking time and temperature for the specific resist. The layout for being exposed onto the resist is being extracted from the "nwell" layer within the GDS2 file.




Figure 22: Cross/top view of n-well layout on resist

The thickness of the resist layer and the baking duration will variate depending on the specific equipment for which this process will be implemented with. Also after the exposure and development, the hard baking shouldn't be forgotten!

⁸http://cleanroom.byu.edu/rangestraggle

 $^{^9 {\}tt http://cleanroom.byu.edu/OxideTimeCalc}$

3.3 Etching

We now need to open a window in the dioxide layer, through which we will inject carrier atoms into the silicon crystal structure.




Figure 23: Cross/top view of n-well oxide window

Since the silicon dioxide layer is 300nm thick and we wanna reach the silicon below we can use wet etching as described in the chemistry chapter.

Possible approaches:

• "DRIE Etcher #1" from HKUST

We can use anisotropic plasma etching for sharper borders.

• Chemical solution

We can use buffered hydrofluoric acid (BOE (1:6)) at room temperature for a little bit over 3 minutes in order to get through the 300nm of oxide.

Too long over 3 minutes might cause under-etch however!

3.4 Cleaning

In order to avoid contamination of the machines we need to make sure all the resist has been stripped off from the wafer.




Figure 24: Resist removal

Please just use the solvent for the specific resist.

3.5 Implantation/Predeposition

We now need to inject the carriers into the upper level of the n-channel area so that we can later on drive them into the crystal during the drive-in step.




Figure 25: Doping process

Possible approaches:

• "CF-3000 Implanter (IMP-3000)" from HKUST

The n-well is implanted with a Phosphorus (P^{31}) dose of $2.5 \times 10^{12} cm^{-2}$ at an energy of 100 KeV. The n-well is then annealed.

• Constant source diffusion

We can add a layer of phosphorus solution and diffusing in order to have an initial concentration in order to reach the desired concentration later by main diffusion.

3.6 Oxide for drive-in

Now we need to cover the now doped and annealed areas with an oxide layer for the drive-in phase.




Figure 26: Oxide growth

The wafer is being oxidized for 32 minutes at 1000°C in order to achieve a cover silicon layer of 250nm thickness ($\approx 2500 \text{Å}$).

3.7 Drive-in

In order to drive the carrier atoms deeper into the crystalline structure the wafer needs to be driven in after predeposition.




Figure 27: Drive-in process

In this step the wafer is driven-in for 96 minutes at 1150°C in an inert ambient.

3.8 Oxide mask removal

We want to remove the silicon mask from the wafer so that the n-well becomes accessible for the further process steps but we don't want to etch "way too much" of the trench material.




Figure 28: Oxide removal

We use buffered hydrofluoric acid (BOE (1:6)) at room temperature for a little bit over 3 minutes (roughly 10 seconds more or so) in order to remove the 300nm of oxide layer.

4 Field oxide

The geometry of a substrate with the field oxide filling the shallow trenched from section 1 now needs to be made.




Figure 29: Shallow trench isolation target geometry

As can be seen in Figure 29, the STI trenches need to be filled with silicon oxide and windows need to be etched into them so that the gate can be constructed later on. The windows are needed so that the poly silicon is far enough away from the non-active areas so that the threshold voltage of the parasitic FETs is so high that they will never switch. Only within the active areas we want to allow the poly layer to touch down closer to the silicon.

4.1 Oxide growth

Now we need to fill the trenches with silicon dioxide which will provide a spacer between the non active area and the polysilicon gate layer. within the non-active areas.




Figure 30: Hard mask growth

4.2 Patterning

The resist is being deposited using spin coating and then baked depending on the baking time for the specific resist.




Figure 31: Patterning with positive resist

The layout for being exposed onto the resist is being extracted from the "active" layer within the GDS2 file onto a dark field mask.

A dark field mask can be used because alignment doesn't play a role yet because it's the first layer, however the alignment crosses need to be included into the mask.

4.3 Etching

We open the access to the silicon inside of the active areas in order to touch down with the polysilicon further on.




Figure 32: Nitride mask etching

There are dry etching and wet etching methods available for etching the thick field oxide. The downside of wet etching is that it also etches horizontally, however the chemical BHF is readily available and allows for easy implementation of the process.

Possible approaches:

• "DRIE Etcher #1" from HKUST

We can use anisotropic plasma etching for sharper borders.

• Chemical solution

We can use buffered hydrofluoric acid (BOE (1:6)) at room temperature for a little bit over 3 minutes in order to get through the 300nm of oxide.

Too long over 3 minutes might cause under-etch however!

4.4 Resist removal

Now we need to remove the contaminants for further processing.




Figure 33: Resist removal

We strip the resist, rinse and perform sulfuric cleaning.

5 Gate

Now we have to build the initial gate structure which contains of the 40nm thick dielectric (in our case just silicon dioxide) and the polysilicon electrode.




Figure 34: Poly silicon gate contacts with gate oxide

The line spacing of the polysilicon electrode shape has to be at least $0.5\mu m$ because of the resolution of the stepper and also because of the etching process which has $0.5\mu m$ as the minimum line spacing.




Figure 35: Gate layout

In Figure 35 we can see the layout honoring the $0.5\mu m$ spacing design rule for the gate structure shape and poly-layer interconnect between NMOS and PMOS.

5.1 Gate oxide deposition

Now we have to deposit the dielectric isolator between the gate electrode and the channel. As designed in the process design document, the layer will be 40nm thick.




Figure 36: Thin oxide

The thickness of this layer decides over many critical key properties of the transistor, hence there should be little to no variation in the thickness of the gate oxide layer. For that reason we put the wafer into the diffusion furnace and perform dry oxidation at $1050^{\circ}C$ for 33 minutes and 14 seconds.¹⁰

5.2 Polysilicon deposition

Now we need to add the polysilicon layer for forming the gate structure after etching.




Figure 37: Polysilicon

We use the LPCVD machine and deposit a layer of around 600nm polysilicon¹¹.

We set the temperatue to $650^{\circ}C$, the gas will be Silane $(SiH_4\ (Si+2H_2))$, the pressure will be set to 300 mTorr with a flow of 90sccm.

This will give us a growth rate of roughly 23.5 nm per minute, so for 600nm we let it grow half an hour.

5.3 Patterning

The resist is being deposited using spin coating and then baked depending on the baking time for the specific resist. The layout for being exposed onto the resist is being extracted from the "poly" layer within the GDS2 file onto a bright field mask.




Figure 38: Resist

 $^{^{10} {\}tt http://cleanroom.byu.edu/0xideTimeCalc}$

¹¹https://people.rit.edu/lffeee/LPCVD_Recipes.pdf

5.4 Etching




Figure 39: Resist

5.5 Cleaning




Figure 40: Resist

6 n+ Implant

For the bulk of the PMOS transistors and for the source and drain of the NMOS transistors highly doped n+ areas are required. In this step we're going to build these.




Figure 41: N+ implant geometry target




Figure 42: N+ layout

6.1 Mask dioxide layer




Figure 43: Oxide layer

6.2 Pattering




Figure 44: N+ region resist mask

6.3 Etching




Figure 45: N+ region opened

6.4 Cleaning




Figure 46: Resist removal

6.5 Injection




Figure 47: N+ injection process

6.6 Oxide removal




Figure 48: Oxide removal

7 p+ Implant

For the bulk of the NMOS transistors and for the source and drain of the PMOS transistors highly doped p+ areas are required. In this step we're going to build these.




Figure 49: P+ implant geometry target




Figure 50: P+ layout

7.1 Mask dioxide layer




Figure 51: Oxide layer

7.2 Pattering




Figure 52: P+ region resist mask

7.3 Etching




Figure 53: P+ region opened

7.4 Cleaning




Figure 54: Resist removal

7.5 Injection




Figure 55: P+ injection process

7.6 Oxide removal




Figure 56: Oxide removal

8 Silicification

Titanium silicide is one of the first SALICIDE material introduced in ULSI devices owing to its low resistivity, high thermal stability, ease in deposition and compatibility with silicon processes. Titanium has been one of the familiar materials in ULSI productions, which is also an important advantage in practical use of titanium SALICIDE.¹²




Figure 57: Silicide geometry target

In order to reduce the gate contact resistance as well as the source and drain resistance and in order to provide a more effective etch stop when plasma etching the contact windows to drain, source and gate, silicide/polycide is being added to the wafer as shown in Figure 57.




Figure 58: Silification layout

When titanium and silicon are brought into contact and heated at temperatures above 500 °C (in the presence of excess silicon) the higher-resistivity C49- $TiSi_2$ phase forms before the low-resistivity phase.

The C49- $TiSi_2$ phase has an orthorhombic base-centered structure with 12 atoms per unit cell and a resistivity of $60 - 90\mu\Omega - cm$.

The C54- $TiSi_2$ phase has an orthorhombic face-centered structure having 24 atoms per unit cell and a significantly lower resistivity $(12 - 20\mu\Omega - cm)$ than the C49- $TiSi_2$.

The basic formation process of titanium SALICIDE is as follows:

A thin titanium film with 20-60 nm thickness is deposited on an entire wafer with MOSFETs structure. The deposited Ti film reacts with the exposed silicon areas such as the source/drain area and polysilicon gate electrodes by the first anneal at 600-700°C in N_2 ambient. In first anneal, C49- $TiSi_2$ phase is formed. Then, the unreacted titanium film on the dielectric layer such as SiO_2 or SiN is selectively etched by APM (Ammonia and Hydrogen Peroxide Mixture) solution. The final step is second anneal at 800°C or above to transform high-resistivity C49- $TiSi_2$ phase to low-resistivity C54- $TiSi_2$ phase at the gate electrodes and source/drain areas.

 $^{^{12}}$ A Study on Formation of High Resistivity Phases of Nickel Silicide at Small Area and its Solution for Scaled CMOS Devices, 07D53437, Ryuji Tomita

8.1 Oxide deposition

The thickness of this CVD deposited oxide layer will be the width of the spacer after having used highly anisotropic etching in the next few steps, for this reason the thickness of the oxide decides over the distance between the silicide and the gate oxide.

We make the oxide layer 50nm thick.




Figure 59: Oxide layer

We use the machine LPCVD machine from HKUST and deposit around 50nm of silicon dioxide with the following recipe¹³:

- Temperature: $400 \, {}^{\circ}C \, (SiH_4 + O_2 = SiO_2 + 2H_2)$
- Pressure = 250 mTorr
- Silane (SiH_4) flow = 40sccm
- Oxygen (O_2) flow = 48sccm

This will give a rate of 7nm $(\pm 1nm)$ per minute, so we deposit for roughly seven minutes (7 min).

8.2 Silicide block patterning (optional)

We now have to pattern the mask for the silicide block layer which will produce oxide wherever no silicide is not desired within active areas.




Figure 60: Patterning (silicide block)

8.3 Sputter etching(Spacers)

Now we have to etch our oxide as anisotropic as possible. This means that the etching mostly only comes "from above with a few to nearly none horizontal etching. That means the etching process only "sees" the sidewall as a "thicker layer" and starts etching downward. With an etching speed of 35 nm/min for thermal oxide and an oxide thickness of around 50nm and given that the polysilicon is much higher than 50nm we will have our desired spacer geometry forming as well as any potentially resist covered are (given silicide block is being used) with sharp etches.




Figure 61: Anisotropic etching

The above mentioned machine is the "Trion RIE Etcher" at the NFF HKUST lab. The etching process runs on the oxide for 2 minutes.

 $^{^{13} \}verb|https://people.rit.edu/lffeee/LPCVD_Recipes.pdf|$

8.4 Titanium deposition

We deposit a layer of titanium with a thickness of around 20-60nm which will then be reacted into titanium-silicide and titanium-polycide respectively in the further steps.




Figure 62: Titanium deposition

For this purpose we use the "Denton Sputter (SPT-Denton)" at HKUST NFF lab which has a sputter rate of around 8.8 nm/min for titanium. This means we run the deposition process for around 5 minutes.

8.5 First reaction step

The deposited Ti film reacts with the exposed silicon areas such as the source/drain area and polysilicon gate electrodes by the first anneal at 600-700°C in N_2 ambient. In this first anneal, the C49- $TiSi_2$ phase is formed.




Figure 63: Reaction 1

We use the "AG610 RTP (DIF-R2)" from the HKUST at $700^{\circ}C$ for 240 seconds.

8.6 Etch

The unreacted titanium film on the dielectric layer such as SiO_2 or SiN is selectively etched by APM (Ammonia and Hydrogen Peroxide Mixture) solution.




Figure 64: Titanium etch

8.7 Second reaction step

The final step is a second anneal at 800 °C or above to transform the high-resistivity C49- $TiSi_2$ phase to the low-resistivity C54- $TiSi_2$ phase at the gate electrodes and source/drain areas.




Figure 65: Reaction 2

We use the "AG610 RTP (DIF-R2)" again at 800°C for 240 seconds.

9 First vias



Figure 66: First via layout

10 First metal layer



Figure 67: First metal layout

11 Additional vias




Figure 68: Additional via layout

12 Additional metal layer



Figure 69: Additional metal layout