AC6385A Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: V1.1

Date: 2021.06.17

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AC6385A Features

High performance 32-bit RISC CPU

- 32-bit DSP supports hardware Float Point Unit(FPU)
- Up to 160MHz programmable processor
- 64 Vectored interrupts
- 8 Levels interrupt priority

Flexible I/O

- 20 GPIO pins
- All GPIO pins can be programmable as input or output individually
- All GPIO pins are internal pull-up/pull-down selectable individually
- CMOS/TTL level schmitt triggered input
- External wake up/interrupt on all GPIOs

Peripheral Feature

- One Full Speed USB OTG controller
- Six Multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex basic UART, support DMA mode
- Two SPI interface supports host and device

mode

- One hardware IIC interface supports host and device mode
- Two Built-in low power Cap Sense Keys
- Built-in Cap Sense Key controller
- 10-bit ADC for analog sampling
- Power-on reset

Power Supply

- Low voltage LDO for internal digital and analog circuit supply
- 2uA current consumption in the soft-off mode
- Built-in LDO for the core, I/O, flash
- WBAT is 1.8V to 5.5V VDDIO is 1.8V to 3.4V

Packages

QSOP24

Temperature

- Operating temperature: -40°C to +85°C
- Storage temperature: -65°C to +150°C

1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AC6385A_QSOP24 Package Diagram

1.2 Pin Description

Table 1-1 AC6385A_QSOP24 Pin Description

PIN NO.	Name	I/O Type	Function	Other Function
1	USBDM	I/O	GPIO (pull down)	SPI2_DOB: SPI2 Data Out(B); IIC_SDA_A: IIC SDA(A); ADC11: ADC Channel 11; UART1_RXD: Uart1 Data In(D);
2	USBDP	I/O	GPIO (pull down)	SPI2_CLKB: SPI2 Clock(B); IIC_SCL_A: IIC SCL(A); ADC10: ADC Channel 10; UART1_TXD: Uart1 Data Out(D);
3	PC2	I/O	GPIO	SPI2_DIB: SPI2 Data In(B); IIC_SCL_C: IIC SCL(C); TOUCH4:Touch Input Channel 4; UART0_TXD: Uart0 Data Out(D); TMR1: Timer1 Clock In;
4	PA6	I/O	GPIO	UART1_RTS; SPI2_DOA: SPI2 Data Out(A); IIC_SDA_D: IIC SDA(D); ADC2: ADC Channel 2; TOUCH3:Touch Input Channel 3; UART0_RXA: Uart0 Data In(A); CAP0: Timer0 Capture;
5	PA5	I/O	GPIO	UART1_CTS; SPI2_CLKA: SPI2 Clock(A); IIC_SCL_D: IIC SCL(D); ADC1: ADC Channel 1; TOUCH2:Touch Input Channel 2; UART0_TXA: Uart0 Data Out(A); PWM5: Timer5 PWM Output;
6	PA4	I/O	GPIO (High Voltage)	SPI2_DIA: SPI2 Data In(A); UART2_RXA: Uart2 Data In(A); CAP2: Timer2 Capture;
7	PA3	I/O	GPIO	SPI1_DOC: SPI1 Data Out(C); ADC0: ADC Channel 0; TOUCH0:Touch Input Channel 0; UART2_TXA: Uart2 Data Out(A); PWM1: Timer1 PWM Output;

4

Confidential

	T	I	Ī	T
8	PA2	I/O	GPIO	CAP3: Timer3 Capture;
				UART1_RXC: Uart1 Data In(C);
			GPIO	SPI1_DIC: SPI1 Data In(C);
9	PA1	I/O		PWM0: Timer0 PWM Output;
				UART1_TXC: Uart1 Data Out(C);
10	PB8	I/O	GPIO	UART0_RXB: Uart0 Data In(B);
	-		(High Voltage)	CAP4: Timer4 Capture;
				SPI1_DOA: SPI1 Data Out(A);
		/		Q-decoder1;
11	PB7	I/O	GPIO	TOUCH1:Touch Input Channel 6;
				ADC8: ADC Channel 8;
			/	UART0_TXB: Uart0 Data Out(B);
				SPI1_CLKA: SPI1 Clock(A);
				Q-decoder0;
12	PB6	I/O	GPIO	ADC9: ADC Channel 9;
12	1 100	1/0	GHO	TOUCH7:Touch Input Channel 7;
				UART1_RXA: Uart1 Data In(A);
			/	PWM2: Timer2 PWM Output;
				CLKOUT0;
	PB4	I/O	GPIO	LVD:Low Voltage Detect;
				SPI1_DIA: SPI1 Data In(A);
13				ADC12: ADC Channel 12;
				TOUCH6:Touch Input Channel 6;
			*	UAR1_TXA: Uart1 Data Out(A);
				TMR2: Timer2 Clock In;
14	GND	P	GND	-
15	VBAT	P	LDO Power	-
		A.	Cl. D	PWM3: Timer3 PWM Output;
16	LDOIN	DIN P	Charge Power	UART0_TXC: Uart0 Data Out(C);
1			5V	UART0_RXC: Uart0 Data In(C);
17	VDDIO	D	IO Power	
17	VDDIO	P	3.3V	
10	A DT (LIDD	n	Core Power	
18	BTAVDD	P	1.3V	-
) -			SPI2_DIC: SPI2 Data In(C);
	PD2	***	CDIC	UART1_TXB: Uart1 Data Out(B);
19	PB3	I/O	GPIO	UART1_RXB: Uart1 Data In(B);
				TMR4: Timer4 Clock In;
				SPI2_DOC: SPI2 Data Out(C);
	PB2			ADC7: ADC Channel 7;
20		I/O	GPIO	UART2_RXC: Uart2 Data In(C);
				CAP5: Timer5 Capture;
				LP_TH1: Low Power Touch Channel 1;
	<u> </u>	<u> </u>	<u> </u>	5
Canfida				J

				Long Press Reset;			
21	PB1	I/O	GPIO	UART2_TXC: Uart2 Data Out(C);			
	1 1 1 1	1/0	(pull up)	ADC6: ADC Channel 6;			
				LP_TH0: Low Power Touch Channel 0;			
				SPI1_DOB: SPI1 Data Out(B);			
22	DC5	1/0	CDIO	IIC_SDA_B: IIC SDA(B);			
22	PC5	I/O	GPIO	ADC5: ADC Channel 5;			
			UART2_RXD: Uart2 Data In(D);				
				SPI1_CLKB: SPI1 Clock(B);			
				IIC_SCL_B: IIC SCL(B);			
23	PC4	I/O	GPIO	ADC4: ADC Channel 4;			
				UART2_TXD: Uart2 Data Out(D);			
				PWM4: Timer4 PWM Output;			
				SPI1_DIB: SPI1 Data In(B);			
				IIC_SDA_C: IIC SDA(C);			
2.4	DC2	I/O	CDIO	ADC3: ADC Channel 3;			
24	PC3		GPIO	TOUCH5:Touch Input Channel 5;			
				UART0_RXD: Uart0 Data In(D);			
				TMR3: Timer3 Clock In;			

2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	5.5	V
LDOIN	Charge Input Voltage	-0.3	6	V
VDDIO	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

2.2 Recommended Operating Conditions

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	5.5	V	_
LDOIN	Voltage Input	4.5	5.0	5.5	V	_
Normal mode						
VDDIO	Voltage output	-	3.0	-	V	VBAT= 4.2V, 10mA loading
VDDIO	Loading current	-	-/-	100	mA	VDDIO=3V@VBAT = 4.2V
BTAVDD	Voltage output	-	1.25	-	V	VDDIO=3V,10mA loading
BIAVDD	Loading current	-	7-	60	mA	BTAVDD=1.25V@VDDIO = 3V
LP mode						
VDDIO	Loading current	- y-	-	5	mA	VDDIO=3V@VBAT = 4.2V

2.3 Battery Charge

Table 2-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
LDOIN	Charge Input Voltage	4.5	5	5.5	V	_
$ m V_{Charge}$	Charge Voltage	4.15	4.2	4.25	V	LDOIN>4.5V
		4.30	4.35	4.40	V	LDOIN-4.3V

I_{Cha}	arge	Charge Current	20		200	mA	Charge current at fast charge mode
I_{Tr}	rikl	Trickle Charge Current	20	45	70	mA	$V_{BAT} < V_{Trikl}$

2.4 IO Input/Output Electrical Logical Characteristics

Table 2-4

IO input ch	IO input characteristics							
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions		
V _{IL}	Low-Level Input Voltage	-0.3	-	0.3* VDDIO	V	VDDIO = 3.0V		
V_{IH}	High-Level Input Voltage	0.7* VDDIO	-	VDDIO+0.3	V	VDDIO = 3.0V		
IO output	IO output characteristics							
$ m V_{OL}$	Low-Level Output Voltage	-	-	0.3	V	VDDIO = 3.0V		
V_{OH}	High-Level Output Voltage	2.7	-	_	V	VDDIO = 3.0V		

2.5 Internal Resistor Characteristics

Table 2-5

Port	Drive Strength		Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA1-PA6, PB1-PB7, PC2-PC5,	drive_select[11] 64mA drive_select[10] 26.4mA drive_select[01] 8mA drive_select[00] 2.4mA		10K	10K	PB1 default pull up USBDM&USBDP default pull down
PB8,P00	8mA	1	10K	10K	3. Internal pull-up/pull-down resistance accuracy ±20%
USBDP	4mA		1.5K	15K	4. PB8,P00 can pull-up
USBDM	4mA		180K	15K	resistance to 5V

3. Package Information

3.1 QSOP24




Figure 3-1 AC6385A_QSOP24 Package

4. Package Type Specification



- ①Represents different packages
- ②Represents different memory sizes

4: 4Mbit Flash

5. Revision History

Date	Revision	Description
2021.06.01	V1.0	Initial Release
2021.06.17	V1.1	Modifying some description