RW: Multi-Processor
Coherence vs. Consistency
Coherence vs. Consistency based on > board LAN Internet SMP / Cluster / Cloud
*Distributed System, New Amdahl's law *Multi-core Dennardian low (?)
Infrastructure \$24 th to 2 / 1/tility 0
Infrastructure 基础特別? / Utility? 1. ESI (MSI) -> MESI?
万名的"E": 是唯具有格尔的人
"S":多个core和具有格只
原因:若是唯一海看,那么修设无常通知别人(不无名件上发 sign)
可减少干扰与各种占用
2. Multi-Core
2007 new Amdahlis law
Tota Tnew = Ts+ Tp/s Tp: 可有行部台
Tpara ~ 30% 17 €. Speedup ≤ 1.41
一个程序内可能可持行较少,但可到不相干程序(目前程法)
1974 Dennardian law
S=2 (4) (4) (4) (4) (4) (4) (4) (4) (4) (4)
4-core (持能態) (持能態) dark 初端 基性 电压 模型
4-core 16-core 16-core (各种电影生)
但和油水粉热面积有限

摩尔定律. 18个月 S=2 4-> 16 core Dark silicon problem? Post-Dennardian S2 Sz DN (集成度高可提连) Df 1/5 1/52 DP 数热要 8°6、有限制 另一种技术: chiplet ? 3. Distributed System History: H/W Infrastructure 硬件完备环,但 availability 时间国方问题 Next / - time data (spatial) Consistency static pipelining 静态调度 Code Movement Software Pipelining Example Loop Think H unrolling Before: Unrolled 3 times After: Software Pipelined ADD.D F4,F0,F2; Adds to M[i-1]
L.D F0,-16(R1); Loads M[i-2] F6,-8(R1) DSUBUI R1,R1,#8 BNEZ R1,LOOP ADD.D F8, F6, F2 S.D -8 (R1), F8 L.D F10, -16 (R1) SW Pipeline ADD.D F12,F10,F2 S/w pipelining FX+1/kx S.D -16(R1),F12 DSUBUIR1,R1,#24 Loop Unrolled 分阶段安排指令服序 Symbolic Loop Unrolling
 Maximize result-use distance Less code space than unrolling
 Fill & drain pipe only once per loop vs. once per each unrolled iteration in loop unrolling 5 cycles per iteration