
Review: Out-of-order Execution

- History (of parallelism)

- Scoreboarding vs. Tomasulo Thorton 1964

- Q: How to WAR, WAW? A: Renaming: Scoreboarding X Tomasulo

Pentinum 11893): Renaming Register



Reservation Station Components

Op: Operation to perform in the unit (e.g., + or -) WAR

Vj. Vk: Value of Source operands

- Store buffers has V field, result to be stored

Qj, Qk: Reservation stations producing source registers (value to be written)

- Note: Qj,Qk=0 => ready

- Store buffers only have Qi for RS producing result

Busy: Indicates reservation station or FU is busy

Register result status—Indicates which functional unit will write each register, if one exists. Blank when no pending instructions that will write that register.

What about Precise Interrupts?


Tomasulo had:

In-order issue, out-of-order execution, and out-of-order completion

 Need to "fix" the out-of-order completion aspect so that we can find precise breakpoint in instruction stream.

HW support for precise interrupts

- Need HW buffer for results of uncommitted instructions:
 - reorder buffer
 - 3 fields: instr, destination, value
 - Use reorder buffer number instead of reservation station when execution completes
 - Supplies operands between execution complete & commit - (Reorder buffer can be operand source => more registers like RS)
 - Instructions commit
 - Once instruction commits, result is put into register
 - As a result, easy to undo speculated instructions on mispredicted branches or exceptions




Preview:

- Challenges -> ROB 顺序提支 - branch linside Basic Block) - Exception 👍 🌃

- 1960s Vector (or Array) vs. Superscalar COC6600 - Context Switching (multiprocess @ 03) vs. Pipeline + OoO 进程切换 (向Issue中塞NOP)

> (H/w) forwarding - distance - RAW (True-dep) renaming — WAW } pseudo (S/W) code movement


example:



example2:







Challenges to ROB:

某条指条 极其镭 慢导强 ROB 淌.

Sol: To be continued...