存储器的层次结构

- 一. 新tu存储器要多层? ①cpu 处理器性能和存储者系统性能之间存在Et差异 (存储墙 Memory Wall). 该在时间成队严重制约计算机性能提升。
 - 四系统证用规模不断扩大 需要更大存储器支撑移序运行.
 - ③ 春量. 速度. 们格的兼得


SRAM 連懷快 管勢,体积大.价格高

DRAM (主存主要用) 連度太慢

磁盘 连度慢.

掌神不可能.→ 利用多神存储器件,取失补短.层次术

二存储结构



Cache 在CPU和主际之间 尽量让CPU多访问 Cache

时间局部性 当前指尽不久会用放入Cache 空间局部性 相邻指令会用,於入Cache

空间向部外、祖学指公会明、32个 现在CPU中 Cache 占記太回报

Cache-主存度次 弥补主存速度不足速度小比。 CPU 可直接访问 Cache 但不直接访问主任/辅存

主存-辅花层仪 398补主存容量分尺,速度 10台10千地…

三设计存储结构时需要考虑的四个问题

Review: Four Questions for Memory Hierarchy Designers

- Q1: Where can a block be placed in the upper level? (Block placement)
 - Fully Associative, Set Associative, Direct Mapped
- Q2: How is a block found if it is in the upper level? (Block identification)
 - Tag/Block
- Q3: Which block should be replaced on a miss? (Block replacement)
 - Random, LRU
- Q4: What happens on a write? (Write strategy)
 - Write Back or Write Through (with Write Buffer)

就是配写的 RISC-V中们 tag

- 1. 当把一个块调入高一层(靠近CPU)存储器时,可以放在哪些位置上?
- 可以放在哪些位置上? (映象規則 调入块可以放在哪些位置)
- 2. 当所要访问的块在高一层存储器中时,如何 战利液体2
 - (查找算法 如何在映象規則規定的候选位置查找) CPM 查 间一/ TAX
- 3. 当发生失效时,应替换哪一块? **1.2.2在 1. (),科·扶·闹入(do** (替换算法 规定的候选位置均被别的块占用)
- 4. 当进行写访问时,应进行哪些操作? (写策略 如何处理写操作)

1 (24 (01

i252/Kubiatowic

1生作分析 Cache Performance

Cache平均访问时间=合中车+失致车×失致开销

(但有可能 Cache 会路的 CPU,所以最终 $AMAT = HitTime + MissRate \times MissPenalty$ $= (HitTime_{Inst} + MissRate_{Inst} \times MissPenalty_{Inst})$ (HitTime Data + MissRate Data × MissPenalty Data) 最准确为CPU B寸间)

· Miss-oriented Approach to Memory Access:

- CPI_{Execution} includes ALU and Memory instructions
- · Separating out Memory component entirely 特有信告分析 冥
 - AMAT = Average Memory Access Time

CPUime = IC × Auops Color Inst List MemAccess Lime

CPUime = IC × Auops Color MemAccess AMAT CycleTime 时钟问题自由

AMAT = HitTime + MosRate × Miss Penalty Cache Fin 1000 in (HitTime Inst + MissRate Inst × MissPenalty Inst)+

 $(HitTime_{Data} + MissRate_{Data} \times MissPenalty_{Data})$

提高Cacher生能的三种方法

Review: Improving Cache Performance

- 1. Reduce the miss rate,
- 2. Reduce the miss penalty, or
- 3. Reduce the time to hit in the cache.

降低 Cache 失致年的方法 减少 Cache 失致开销 减少命中时间

映象规则:主存的快放到 Cache的哪些位置

- 1、全租联映象,主存中的行-挟可以被放置到 Caohe 的任-位置. 字观器,利用稿
- 2、直接映象:主存中的每一块只能, 孩的置到 Cache中唯一的一个位置 实现简单列取额

倒 主存年表;位,映影到 Cache中 * j=i mod m(Cache 大小)

3.组相联.主存中的每一映可以被放置到 Cache中唯一一个组的任意中的任何一 个位置。

1. Reduce the miss rate

(1) reasons: 三和 失致(3C.)

Reducing Misses

Classifying Misses: 3 Cs

- Compulsory—The first access to a block is not in the cache, so the block must be brought into the cache. Also called cold start misses or first reference misses. (Misses in even an Infinite Cache)
- Capacity—If the cache cannot contain all the blocks needed during execution of a program, capacity misses will occur due to blocks being discarded and later retrieved. (Misses in Fully Associative Size X Cache)
- Conflict—If block-placement strategy is set associative or direct mapped, conflict misses (in addition to compulsory & capacity misses) will occur because a block can be discarded and later retrieved if too many blocks map to its set. Also called collision misses on interference misses.

collision misses or interference misses (Misses in N-way Associative, Size X Cache)

More recent, 4th "C":

- Coherence - Misses caused by cache coherence.

5252/Kubiatowic





中此想到方法

How Can Reduce Misses?

- · 3 Cs: Compulsory, Capacity, Conflict
- · In all cases, assume total cache size not changed:
- · What happens if:

nor changea.

1) Change Block Size:

Which of 3Cs is obviously affected?

当块变大时,不命中率先减小后增大(在缓存总容量不变的前提下)

一开始不命中率减小:块变大,减少了容量不命中(空间局部性利用变多)

后来不命中率增大: 块变大意味着行数(块数)减少,增加了冲突不命中的可能(时间局部性利用变少)

2) Change Associativity: Which of 3Cs is obviously affected? 馆加相美度(W增加多中时间为代行,超过8意义2大)

Which of Ses is obviously diffected?

增加组数可以减少冲突不命中,但是会增加在组内并行搜索的时间(增加 \$T_{hit}\$)和构造电路的成本

3) Change Compiler: *電か各量Which of 3Cs is obviously affected?

JCS IS ODVIOUSIV WITECIEU?

构造一个又大又快的相联高速缓存很困难且很昂贵,所以一般全相联高速缓存只适合做小的高速缓存,过大的高速缓存的组数不能一味的追求大

[许多情的时效的方法会理的失效开销到今中时间!)