
Impact on Performance

 Suppose a processor executes at - Clock Rate = 200 MHz (5 ns per cycle), Ideal (no misses) CPI = 1.1 - 50% arith/logic, 30% ld/st, 20% control Suppose that 10% of memory operations get 50 cycle miss penalty Suppose that 1% of instructions get same miss penalty · CPI = ideal CPI + average stalls per instruction 1.1(cycles/ins) + [ 0.30 (DataMops/ins) 30 (cycle/miss)] + 1 (InstMop/ins)  $\times$  0.01 (miss/InstMop)  $\times$  50 (cycle/miss)] = (1.1 + 1.5 + .5) cycle/ins = 3.1 有政制制持 58% of the time the proc is stalled waiting for memory! AMAT=(1/1.3)x[1+0.01x50]+(0.3/1.3)x[1+0.1x50]=2.54 (311寸注) (311寸注) (311寸注) (1111寸注) (1111寸注) (1111寸注) ① 层沟存 所有内存不超过 143 Example: Harvard Architecture instr. of data. SMC: Self Modify a Unified vs Separate I&D (Harvard) 成员的公路 I-Cache-1 Proc D-Cache-1 Unified Cache-Unified Cache-2 Unified Cache-2 Table on page 384: - 16KB I&D: Inst miss rate=0.64%, Data miss rate=6.47% 32KB unified: Aggregate miss rate=1.99% Which is better (ignore L2 cache)? - Assume 33% data ops ⇒ 75% accesses from instructions (1.0/1.33) - hit time=1, miss time=50 - Note that data hit has 1 stall for unified cache (only one port)  $AMAT_{Harvard} = 75\%x(1+0.64\%x50) + 25\%x(1+6.47\%x50) = 2.05$ 

AMATUnified=75%x(1+1.99%x50)+25%x(1+1+1.99%x50)= 2.24

如:同时我的这种数据层的趣

1/24/01



## 2:1 Cache Rule

miss rate 1-way associative cache size X = miss rate 2-way associative cache size X/2



conflict tt较改量

Cache Size (KB)


Compulsory .

田山程高关联方有数

about 块小孩,身

解决 conflict 的问题

3Cs Relative Miss Rate 以直接印射 Miss rate 作为公司画北值图



Flaws: for fixed block size

Good: insight => invention Cache Size (KB)

Conflict

CS252/Kubiatowicz Lec 3.17

Compulsory

1/24/01

## How Can Reduce Misses?

- · 3 Cs: Compulsory, Capacity, Conflict
- · In all cases, assume total cache size not changed:
- · What happens if:
- Change Block Size:
   Which of 3Cs is obviously affected?
- 2) Change Associativity: Which of 3Cs is obviously affected?
- 3) Change Compiler:
  Which of 3Cs is obviously affected?


1/24/01 标文卷取中央的信息。一下block中的数据在memory


S252/Kubiatowicz Lec 3.18


block 如的时候爱capacity件限制 block 如的时候爱capacity件限制 block 既大可以数挥 locality 拿进来更多附近数据

1. Reduce Misses via Larger

服block世生自miss一致振 Block Size 那些的人都被推了多导致些捆绑的提供的







1/24/01

CS252/Kubiatowicz Lec 3.19 由本地巨等效服务之

## 2. Reduce Misses via Higher Associativity

- · 2:1 Cache Rule:
  - Miss Rate DM cache size N Miss Rate 2-way cache size N/2
- Beware: Execution time is only final measure!
  - Will Clock Cycle time increase?
  - Hill [1988] suggested hit time for 2-way vs. 1-way external cache +10%. internal + 2%

Miss Rate: 并不是冷冰水的概率比值 (注于数据使用的确点和分析)←⇒本地性

1/24/01

随着格数增加 missrate含1

A.M.A.T= Thit+ (Juissrate) Tpanalty · 阳看路散情切、找到 hit 序的时间

## Example: Avg. Memory Access Time vs. Miss Rate

· Example: assume CCT = 1.10 for 2-way, 1.12 for 4-way, 1.14 for 8-way vs. CCT direct mapped

Cache Size		Associativity			
(KB)	1-way	2-way	4-way	8-way	٧.
1	2.33	2.15	2.07	2.01	单位
2	1.98	1.86	1.76	1.68	,
4	1.72	1.67	1.61	1.53	
8	1,46	1.48	1.47	1.43	
16	1.29	1.32	1.32	1.32	
32	1.20	1.24	1.25	1.27	
64	1.14	1.20	1.21	1.23	
128	1.10	1.17	1.18	1.20	

1/24/01

