
Use Vivado Step by Step

Create a project

New project



Define project name




Choose project type to be RTL project

since you need to add some provided code into the project, we recommend you add all sources after creating this project



Select Part

Important: Select the part name we wrote in the project doc, otherwise you may fail to run your CPU on FPGA. (but you can still change this part name after creating whole project, so whatever)




Add provided code and other resources

Click on the '+' button



You may see three kinds of resource type,


Here 'constraints' are for .xdc files, i.e. Basys-3-Master.xdc we provided and 'design sources' are for .v files, i.e. cpu.v, hci.v, riscv_top.v we provided and your own .v files



Add your files


You can choose add directories to add all the provided code for convenience.

But you need to add .xdc file after clicking "Add or create constraints" in the last step.



Check sources

After adding the design files, you will see your design files organized by Vivado automatically. This also demonstrates the hierarchy of your .v files.



Run SIMULATION

We simulate the running of CPU in Vivado to check basic logic of our design.

Note: Passing simulation doesn't necessarily mean your design is workable on FPGA.

Before running simulation


• You must add testbench.v into your project and enable this file to run simulation. This is the file that provides fake clk signals in simulation.

In other words, you shall find testbench.v the top of your design sources.

If you want to test your design on FPGA, you must disable 'testbench.v' since it can't be synthesised.


```
Verilog (1)
Non-module Files (1)
testbench (testbench.v) (1)
dual_port_ram_sync (block_ram.v)
pc_reg (pc_reg.v)
```

You must tell Vivado where to find memory file, which is the input file for a test.
In 'block_ram.v', change the path here to the path of your 'test.data'. If there's some problem with relative path, just use absolute path.



Start simulation

Click 'Run Simulation' and click 'Run Behavioral Simulation'




After this




Simulation Layout

You may find Vivado change into simulation layout



In which the right side is the wave panel, and you may drag some objects into it to watch their status. Also, you can right-click on these objects and then add them into wave panel.



Run Simulation

Notice these 3 buttons.




Among these 3, the first one is 'Restart', the middle one is 'Run All' and the last one is 'Run For *'.

Here 'Run All' means simulating until the program stops. As for 'Run For *', you can control the simulation time by changing the '200' in this photo, for example, to '2000' or changing 'ns' to 's'.

Running status

During simulation, the wave panel is like this




Where you can see the value(decimal by default) of some signals, and their changes.

And you can see the output in TCL console.



Save your simulation

In order to store SIMULATION status for the next use, you can just save this simulation by pressing 'CTRL+S'.



Then you will get rid of trouble of adding all signals you want to watch when you start another simulation.