
16. J-K Master-Slave flip-flop:


Clock pulse width is larger than the

propagation delay, which causes problem while J=K=1 (toggle mode), as at the end of a clock pulse, O/Ps may/may not toggle to a correct

Value/logic. Such a problem is solved by

using a master-slave FF (Solves the problem of race around)





an = 7: an + T. an -

(Barrely		stay.		Y. 1 (40)
Clk	an-1	JK	an	MOS NOT
	0 11	0 0	0	1447111
	0	0 1	A 0	Mary Charles
	0	1 0	1	L, CHOS, and James
	10	1 1	1	
	1	0 0	19410	MOS MAND
	1	0 1	0	part 19 1
	1	1 0	1	
	1	1 1	0	1 Toggle mode is
	0	1 1	1	I correctly implem-
		5115		ented by using
				I Toggle mode is Scorrectly implem- ented by using J-K M-S FF.
			Camp	

17. Logic families: Ckt. 4 Voltage selection in digital systems.

RTL: Resistor Transistor Logic

DTL: Diode Transistor Logic

TTL: Transistor Transistor Logic

ECL: Emitter Coupled Logic

nMOS & pMOS: n-or p-channel MOS

CMOS: Complementary Metal Oxide Semiconductor

an-Mos logic! Uses only n-ch MOSFETs.

1) Inverter (NOT)

NAND

