



7. Decoder: 3:8 (3 I/Ps, 8 o/ps) $n: 2^n$

I/Ps			O/Ps							
A_2	A_1	A_0	D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0
0	0	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	1	0	0	0	0	0	0	1	0	0
0	1	1	0	0	0	0	1	0	0	0
1	0	0	0	0	0	1	0	0	0	0
1	0	1	0	0	1	0	0	0	0	0
1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	0	0	0	0	0	0	0




8. Demultiplexer: 1:2ⁿ (n > 1)



Address/Control/Select lines (I/P)

1:4 Demux:



A_1, A_0 : Address line


X_i : I/P line

$D_3 - D_0$: Data o/p line

While, $A_1 = 0, A_0 = 0 \Rightarrow D_0 = X_i, D_3 - D_1 = 0$
 (If $X_i = 0, D_0 = 0$
 $X_i = 1, D_0 = 1$)
 & while, $A_1 = 1, A_0 = 1 \Rightarrow D_3 = X_i, D_2 - D_0 = 0$
 (If $X_i = 0, D_3 = 0$
 $X_i = 1, D_3 = 1$)

No. I/P	Select I/Ps		O/Ps			
X_i	A_1	A_0	D_3	D_2	D_1	D_0
0/1	0	0	0	0	0	X_i
0/1	0	1	0	0	X_i	0
0/1	1	0	0	X_i	0	0
0/1	1	1	X_i	0	0	0

9. Encoder (opposite to decoder):




Octal to binary encoder: 8:3 Encoder



D_7	D_6	D_5	D_4	D_3	D_2	D_1	D_0	x	y	z
							1	0	0	0
						1		0	0	1
					1			0	1	0
				1				0	1	1
			1					1	0	0
		1						1	0	1
	1							1	1	0
1								1	1	1

Note: Only one of the I/Ps should be active at a time (mandatory requirement).

Priority encoder → Solves the prob.



10. Multiplexer: $2^n:1$ (Opp. of demux)



Characteristic table 2:8

S_1	S_0	Y
0	0	I_0
0	1	I_1
1	0	I_2
1	1	I_3

11. Sequential cks: Flip-flops (FF)

FFs can maintain a binary state indefinitely until directed by an I/P signal to switch states.

(Power supply must always be present)


→ Ckts with clock (I/P) signal (typically)

Types of flip-flops:

1. Simple SR (Set-reset) ^{type} FF (or RS FF)
2. Clocked SR FF (or RS FF)
3. D-type FF
4. J-K ^{type} FF
5. J-K Master-slave FF
6. T type FF

12. i) Simple SR (or RS) FF: Active high I/Ps.

SR: Set-Reset ; RS: Reset-Set




S	R	Q	\bar{Q}
0	0	Q_{n-1}	\bar{Q}_{n-1}
0	1	0	1
1	0	1	0
1	1	X	X

X: Not allowed

At $t=0$, $S=0, R=0, Q=Q_{n-1}, \bar{Q}=\bar{Q}_{n-1}$ (Previous state does not change)
 $t=t_1$ to t_2 , $R=1, S=0, Q=0, \bar{Q}=1$
 $t=t_3$ to t_4 , $R=0, S=1, Q=1, \bar{Q}=0$

ii) Simple SR (or RS FF): Active low I/Ps.



S	R	Q	\bar{Q}
1	1	Q_{n-1}	\bar{Q}_{n-1}
0	0	X	X
1	0	0	1
0	1	1	0


Timing Diagram

I/Ps { S, R }
O/Ps { Q, Q-bar }

13. Clocked SR (or RS) FF:


Clock	Q_{n-1}	S	R	Q_n
0	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	X
1	1	0	0	1
1	1	0	1	0
1	1	1	0	1
1	1	1	1	X

X: Indeterminate



$$Q_n = S + \bar{R}Q_{n-1}$$


14. D-type FF (Data type)



Clock	Q_{n-1}	D	Q_n
	0	0	0
	0	1	1
	1	0	0
	1	1	1


Q_{n-1}	0	1
0	0	1
1	1	1

$$Q_n = D$$



Symbol

15. J-K type FF:



Clock	Q_{n-1}	J	K	Q_n
	0	0	0	0
	0	0	1	0
	0	1	0	1
	0	1	1	1
	1	0	0	1
	1	0	1	0
	1	1	0	1
	1	1	1	0
	0	1	1	1

Q_{n-1}	00	01	11	10
0	0	1	1	1
1	1	1	1	0

$$Q = J \cdot \bar{Q}_{n-1} + \bar{K} \cdot Q_{n-1}$$

Present logic o/p State

Previous logic o/p state

T-type FF operation
 ↑ Toggle type