

Digital Circuits

→ 1 or 0

- Digital Codes:
1. Binary Coded Decimal (BCD)
 2. Gray
 3. Parity
 4. ASCII.

① BCD:

Decimal	BCD
0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

MSB ← Most significant bit
LSB ← Least significant bit

2^3 2^2 2^1 2^0 2^n

$$5_D \rightarrow 0101$$

$$= 0 \cdot 2^3 + 1 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0$$

$$= 0 + 4 + 0 + 1 = 5$$

$$55_D \rightarrow 0101 \ 0101$$

Application: Numeric displays.

② Gray

Decimal	Gray code
0	0000
1	0001
2	0011
3	0010
4	0110
5	0111
6	0101
7	0100
8	1100
9	1101
10	1111
11	1110
12	1010
13	1011
14	1001
15	1000

1 bit changes for subsequent no.

- ③ Parity: Error detection code. (long distance)
- In binary data transmission, unusual data change may occur.
- Detects odd combination of change.

Parity → Odd } Types
Even }

First 4 Binary Data/bits Message	Last/ 5th bit Odd Parity	Last/ 5th bit Even Parity
0000	1	0
0001	0	1
0010	0	1
0011	1	0
0100	0	1
0101	1	0
0110	1	0
0111	0	1
1000	0	1
1001	1	0
1010	1	0
1011	0	1
1100	1	0
1101	0	1
1110	0	1
1111	1	0

(4) ASCII: American Standard Code for Information
(Application: Keyboards for PCs) Interchange.

Special/extended binary code \rightarrow Alpha-numeric code.

1 byte: 8-bits : $2^8 = 256$ possible codes/values

Refer to ASCII table from internet.


eg. 'a' means 96_D or 61_H

'A' " 65_D or 41_H

'1' " 49_D or 31_H

',' " 44_D or $2C_H$


2. Digital circuits: Types



- e.g. 1. Adders (binary adders) | 2. Flip-flops/latches
 2. Subtractor | 3. Counters/timers
 3. Decoder/encoder | 4. Memory
 4. Multiplexer/de-mux (mux) | 5. Processors (micro-processors/controllers)

3. Digital adder (binary adder): Not a direct/AC V-adder


a) Half adder: For 1-bit I/Ps




Truth table:

x	y	S	C	
0	0	0	0	$0+0=0,0$
0	1	1	0	$0+1=1,0$
1	0	1	0	$1+0=1,0$
1	1	0	1	$1+1=0,1$

\uparrow EX-OR O/P \uparrow AND O/P



b. Full adder: 1-bit I/Ps (considers C_{in})





Truth Table:



	C_{in}	x	y	S	Cout	
0	0	0	0	0	0	S & Cout
1	0	0	1	1	0	are not
2	0	1	0	1	0	matching with
3	0	1	1	0	1	any standard
4	1	0	0	1	0	logic gate.
5	1	0	1	0	1	\downarrow
6	1	1	0	0	1	K-map minimi-
7	1	1	1	1	1	zation is reqd'.

b'. Karnaugh (K) - map minimization:

Logical box pattern for arranging required values (8 possibilities for S & another 8 for Cout)




$$S = \bar{C}_{in} \cdot \bar{x} \cdot \bar{y} + \bar{C}_{in} \cdot \bar{x} \cdot y + C_{in} \cdot x \cdot y + \bar{C}_{in} \cdot x \cdot \bar{y} = C_{in} \oplus x \oplus y$$



For Carry out

$C_{in} \backslash xy$	00	01	11	10
0			1	
1		1	1	1

$$C_o = xy + C_{in} \cdot y + C_{in} \cdot x$$



4. Digital subtractor: i) Half subtractor.

x	y	Borrow ^(B)	Difference ^(D)
0	0	0	0
0	1	1	1
1	0	0	1
1	1	0	0



B:

$x \backslash y$	0	1
0	0	1
1	1	0

$$B = \bar{x}y$$

D:

$x \backslash y$	0	1
0	0	1
1	1	0

$$D = x\bar{y} + \bar{x}y$$


ii) Full Subtractor:

	Borrow In ^(B_i)	x	y	Borrow Out ^(B_o)	Difference ^(D)
0	0	0	0	0	0
1	0	0	1	1	1
2	0	1	0	1	1
3	0	1	1	1	0
4	1	0	0	0	1
5	1	0	1	0	0
6	1	1	0	0	0
7	1	1	1	1	1

D:



$B_i \backslash xy$	00	01	11	10
0	0	1	1	1
1	1	0	1	0

$$D = B_i \bar{x} \bar{y} + \bar{B}_i \bar{x} y + B_i x y + \bar{B}_i x \bar{y}$$


B_o :

$B_i \backslash xy$	00	01	11	10
0	0	1	1	1
1	1	0	1	0


$$B_o = \bar{B}_i y + \bar{B}_i x + xy$$




5. Parallel adder: 4-bits



FA: Full adder



6. Parallel adder/subtractor: 4-bits



When, $M=1$, the ex-OR gates act like an inverter (NOT gate) for B input lines.

$A-B$ could be done by taking 2's complement of 'B' and then adding it to 'A'.

2's complement: $\underbrace{1's \text{ complement}}_{\text{NOT operation}} + 1$

- Steps:
1. Compute 1's complement (or NOT) of all bits of 'B' separately.
 2. Add '1' to the result. ($\bar{B} + 1$)
 3. Add the values/bits to A by using parallel FA chain.

$$A - B = (A + (\bar{B} + 1))$$