

SystemC Lab Exercises for Virtual Prototype elective course

Version 0.8

Table of Contents

1	C++ Lab Exercises	3
1.1	Bank Account.....	3
1.2	Add to Output.....	4
1.3	Summable Array	5
2	SystemC Lab Exercises.....	6
2.1	Logic Gates	6
2.2	Half Adder.....	7
2.3	Full Adder	8
2.4	Decoder	9
2.5	Encoder	9
2.6	Multiplexer.....	10
2.7	D Flipflop.....	11
2.8	T Flipflop	11
2.9	8-bit Timer Counter Module – Cycle Accurate	12
2.10	8-bit Timer Counter Module – Event Based	14
2.11	Memory Module	16
2.12	Hello world example using TLM 2.0	17
2.13	8-bit Timer Counter Module with TLM2.0 sockets	17
2.14	Memory Module using TLM2.0 Sockets.....	20
2.15	UART Serial Communication Module	21

1 C++ Lab Exercises

1.1 Bank Account

Aim of the Experiment	Design a class named <i>account</i> , <i>saving_account</i> & <i>current_account</i> as below. It should satisfy the test cases(TC) mentioned in the main function.
Template code	<pre> class account {}; class saving_account {}; class current_account {}; double fixed_deposit_rate(account *ac) { return (ac->type() == account::TYPE::SAVING) ? 6.5 : 4.0; } void delete_account(account *ac) { delete ac; } void print_saving_account(account *ac) { if (/* type casting condition to print saving account only */) // Do not use ac->type() method { cout << "holder : " << ac->holder() << endl; cout << "balance : " << ac->balance() << endl; cout << "interest rate : " << ac->interest_rate() << endl; cout << "FD rates : " << fixed_deposit_rate(ac) << endl; } } int main() { saving_account *s_ac = new saving_account("John"); s_ac->deposit(1000); s_ac->withdraw(100.30); print_saving_account(s_ac); delete_account(s_ac); cout << endl; current_account *c_ac = new current_account("Mathew"); c_ac->deposit(10); c_ac->withdraw(100.30); print_saving_account(c_ac); delete_account(c_ac); cout << endl; return EXIT_SUCCESS; } </pre>
Expected Output	holder : John balance : 899.7 interest rate : 4.5

	<p>FD rates : 6.5</p> <p>saving account of John deleted</p> <p>current account of Mathew deleted</p>
Key Learnings	<p>Inheritance</p> <p>Virtual Method</p> <p>Virtual Destructor</p> <p>Enumerated types</p> <p>C++ typecasting</p>

1.2 Add to Output


Aim of the Experiment	<p>To print the integer on output we generally use a statement like `cout << 5;`. Make `cout + 5;` statement to work as `cout << 5;`.</p>
Template code	<pre>int main() { // TC 1 cout + 5; // TC 2 cout + 5.5f + "\nThis Works!"; return EXIT_SUCCESS; }</pre>
Expected Output	<p>55.5</p> <p>This Works!</p>
Key Learnings	<p>Operator overloading</p> <p>How printing(i.e. cout statement) works internally in C++.</p>

1.3 Summable Array

Aim of the Experiment	Design a class named array which works exactly like a primitive array. Except it has following extra functionality:
Provided code	<pre> class array { }; int main() { // TC 1 array<uint32_t, 5> arr1 = {1, 2, 3, 4, 5}; // TC 2 arr1[0] = 0; assert(arr1[0] == 0); // TC 3 array<uint32_t, 5> arr2 = {6, 7, 8, 9, 10}; array<uint32_t, 10> arr3 = arr1 + arr2; assert(arr3.size() == 10); assert((arr3 == array<uint32_t, 10>{0, 2, 3, 4, 5, 6, 7, 8, 9, 10})); // TC 4 array<uint32_t, 5> arr4; arr4 = arr2 = arr1; assert((arr4 == array<uint32_t, 5>{0, 2, 3, 4, 5})); assert((arr2 == array<uint32_t, 5>{0, 2, 3, 4, 5})); return EXIT_SUCCESS; } </pre>
Expected Output	Code compiles & assert statements pass
Key Learnings	Operator (subscript , == & +) overloading Initializer list Template & Template Specialization Assignment operator Destructor

2 SystemC Lab Exercises

- All models should be implemented similar to the shown figure below.
- Device Under Test (DUT): Module developed
- Test Bench: Module create to configure DUT, route data over interface if needed. By definition, the Test Bench is a mirror model i.e., an `sc_in` in the DUT will have to be bound to `sc_out` in the Testbench.



2.1 Logic Gates

Objective	Implement two input gates (NAND, NOR, AND, OR, XOR, XNOR) using SystemC
Requirements	Input Ports <ul style="list-style-type: none"> ➤ Boolean <i>inputA</i>, Boolean <i>inputB</i> Output Ports <ul style="list-style-type: none"> ➤ Boolean <i>output</i>
Test Scenario	Use a testbench to update the input values and route the output to the testbench back to verify the behaviour of the DUT At time <i>t</i> , update values using <i>inputA</i> and <i>inputB</i> 0 ns : A = false, B = false 2 ns : A = false, B = true

	4 ns : A = true, B = false 6 ns : A = true, B = true
Pass Criteria	When the output matches respective gate model characteristic table as per give inputs (inputA, inputB) at every loop iteration
Key Learnings	Test focussed on SystemC basics: <ul style="list-style-type: none"> ➤ Provide Module definition: <ul style="list-style-type: none"> ○ SC_MODULE ○ class sc_module ➤ sc_main ➤ sc_start ➤ sc_end ➤ Use of boolean clock input port driven by sc_clock ➤ Input and Output ports <ul style="list-style-type: none"> ○ sc_in ○ sc_out ➤ SystemC Process: <ul style="list-style-type: none"> ○ SC_METHOD or SC_THREAD ➤ Data types ➤ Use of sc_signal ➤ Port binding ➤ Signal tracing with sc_trace ➤ Testbench to DUT communication
Comments	For more understanding on Logical gates functionality please refer this

2.2 Half Adder

Objective	Implement half adder adder using SystemC
Requirements	Input Ports <ul style="list-style-type: none"> ➤ Boolean <i>inputA</i>, Boolean <i>inputB</i> Output Ports <ul style="list-style-type: none"> ➤ Boolean <i>outputSum</i>, Boolean <i>outputCarry</i>
Test Scenario	<ol style="list-style-type: none"> 1. At time t, update values using <i>inputA</i> and <i>inputB</i> 2. Observe the sum value reflected in <i>outputSum</i>, <i>outputCarry</i> 3. Increment loop count 4. If loop count is less than 4, at time t + delta, repeat above step #1 5. If loop count is 5, exit the test

Pass Criteria	When the <i>outputSum</i> , <i>outputCarry</i> matches half adder characteristic table as per given inputs (<i>inputA</i> , <i>inputB</i>) at every loop iteration
Key Learnings	Same as Exercise 2.1
Comments	For more understanding on Half Adder functionality please refer this

2.3 Full Adder

Objective	Implement full adder adder using SystemC
Requirements	<p>Input Ports</p> <ul style="list-style-type: none"> ➤ Boolean <i>inputA</i>, Boolean <i>inputB</i>, Boolean <i>inputC</i> <p>Output Ports</p> <ul style="list-style-type: none"> ➤ Boolean <i>outputSum</i>, Boolean <i>outputCarry</i>
Test Scenario	<ol style="list-style-type: none"> 1. At time t, update values using <i>inputA</i> and <i>inputB</i>, <i>inputC</i> 2. Observe the sum value reflected in <i>outputSum</i>, <i>outputCarry</i> 3. Increment loop count 4. If loop count is less than 15, at time t + delta, repeat above step #1 5. If loop count is 16, exit the test
Pass Criteria	When the <i>outputSum</i> , <i>outputCarry</i> matches half adder characteristic table as per given inputs (<i>inputA</i> , <i>inputB</i> , <i>inputC</i>) at every loop iteration
Key Learnings	Same as Exercise 2.1
Comments	For more understanding on Full Adder functionality please refer this

2.4 Decoder

Objective	Implement 2:4 Decoder using SystemC
Requirements	Input Ports <ul style="list-style-type: none"> ➤ Boolean <i>inputA0</i> ➤ Boolean <i>inputA1</i> ➤ Boolean <i>EnableInput</i> Output Ports <ul style="list-style-type: none"> ➤ Boolean <i>Y0</i> ➤ Boolean <i>Y1</i> ➤ Boolean <i>Y2</i> ➤ Boolean <i>Y3</i>
Test Scenario	<ol style="list-style-type: none"> 1. At time t, update values using <i>A1,A0</i> with <i>EnableInput</i> = 1 2. Observe the Output value reflected in <i>Y3,Y2,Y1,Y0</i> 3. Increment loop count 4. If loop count is less than 4, at time t + delta, repeat above step #1 5. If loop count is 5, exit the test 6. Repeat the above steps with <i>EnableInput</i> = 0, with <i>EnableInput</i> = 0, Output should to be in no change state
Pass Criteria	<ol style="list-style-type: none"> 1. When <i>EnableInput</i> = 0, Output has to be all zero's irrespective of input. 2. When <i>EnableInput</i> = 1, One of the output signals has to HIGH based on the <i>A1</i> and <i>A0</i> input value
Key Learnings	Same as Exercise 2.1 Enable and Disabling of the module
Comments	For more understanding on Decoder functionality please refer this

2.5 Encoder

Objective	Implement 4:2 Encoder using SystemC
Requirements	Input Ports <ul style="list-style-type: none"> ➤ Boolean <i>Y0</i> ➤ Boolean <i>Y1</i> ➤ Boolean <i>Y2</i> ➤ Boolean <i>Y3</i> ➤ Boolean <i>EnableInput</i> Output Ports <ul style="list-style-type: none"> ➤ Boolean <i>inputA0</i> ➤ Boolean <i>inputA1</i>,

Test Scenario	<ol style="list-style-type: none"> 1. At time t, update values using $Y3, Y2, Y1, Y0$ with $EnableInput = 1$ 2. Observe the Output value reflected in $A1, A0$ 3. Increment loop count 4. If loop count is less than 15, at time $t + \delta$, repeat above step #1 5. If loop count is 16, exit the test 6. Repeat the above steps with $EnableInput = 0$, with $EnableInput = 0$, Output should to be in no change state
Pass Criteria	<ol style="list-style-type: none"> 3. Output $A1, A0$ value should be the index of the input index which is HIGH as that time 4. In 4-input lines, one input-line has to be set to true at any time to get the respective binary code in the output side
Key Learnings	Same as Exercise 2.1 Enable and Disabling of the module
Comments	For more understanding on Encoder functionality please refer this

2.6 Multiplexer

Objective	Implement 4:1 Multiplexer using SystemC
Requirements	<p>Input Ports</p> <ul style="list-style-type: none"> ➤ Boolean <i>inputA</i> ➤ Boolean <i>inputB</i> ➤ Boolean <i>inputC</i> ➤ Boolean <i>inputD</i> ➤ Boolean <i>inputCtrl0</i> ➤ Boolean <i>inputCtrl1</i> <p>Output Ports</p> <ul style="list-style-type: none"> ➤ Boolean <i>outMux</i>
Test Scenario	<ol style="list-style-type: none"> 1. At time t, update values using <i>inputA</i> and <i>inputB</i>, <i>inputC</i> and <i>inputD</i> <p>For all combinations of Ctrl lines, observe the value as selected by <i>inputCtrl0</i> and <i>inputCtrl1</i> reflected in <i>outMux</i></p> <ol style="list-style-type: none"> 2. Increment loop count 3. If loop count is less than 10, at time $t + \delta$, repeat above step #1 4. If loop count is 10, exit the test
Pass Criteria	When the value at outMux matches the input line selected by inputCtrlx lines at every loop iteration

Key Learnings	Same as Exercise 2.1
Comments	For more understanding on Multiplexer functionality please refer this

2.7 D Flipflop

Objective	Implement D flipflop using SystemC
Requirements	Input Ports <ul style="list-style-type: none"> ➤ Boolean <i>D</i> ➤ Boolean <i>Clock</i> Output Ports <ul style="list-style-type: none"> ➤ Boolean <i>Q</i> ➤ Boolean <i>Qbar</i>
Test Scenario	1. At time <i>t</i> , update values using <i>D</i> , clock Observe the output value reflected in <i>Q</i> , <i>Qbar</i> 2. Increment loop count 3. If loop count is less than 10, at time <i>t</i> + delta, repeat above step #1 4. If loop count is 10, exit the test
Pass Criteria	1. When <i>Q</i> , <i>Qbar</i> matches D flip flop characteristic table as per given inputs (<i>D</i> , clock) at every loop iteration 2. The output should match the required characteristic table at clock edge but not at any other time instant other than clock edge (either pos or neg)
Key Learnings	Use of boolean clock input port driven by <code>sc_clock</code>
Comments	For more understanding on D Flipflop functionality please refer this

2.8 T Flipflop

Objective	Implement T flipflop using SystemC
Requirements	Input Ports <ul style="list-style-type: none"> ➤ Boolean <i>T</i> ➤ Boolean <i>Clock</i> Output Ports <ul style="list-style-type: none"> ➤ Boolean <i>Q</i> ➤ Boolean <i>Qbar</i>
Test Scenario	1. At time <i>t</i> , update values using <i>T</i> , clock Observe the output value reflected in <i>Q</i> , <i>Qbar</i> 2. Increment loop count 3. If loop count is less than 10, at time <i>t</i> + delta, repeat above step #1

	4. If loop count is 10, exit the test
Pass Criteria	When Q, Qbar matches T flip flop characteristic table as per given inputs (T, <i>clock</i>) at every loop iteration
Key Learnings	Use of boolean clock input port driven by <i>sc_clock</i>
Comments	For more understanding on D Flipflop functionality please refer this

2.9 8-bit Timer Counter Module – Cycle Accurate

Objective	Implement 8-bit Timer Counter Module using SystemC				
Requirements	<p>Input Ports</p> <ul style="list-style-type: none">➤ Boolean <i>clock</i>➤ Boolean <i>reset</i>➤ Uint <i>address</i><8>➤ Uint <i>data</i><8>➤ Boolean <i>read_enable</i>➤ Boolean <i>write_enable</i> <p>Output Ports</p> <ul style="list-style-type: none">➤ Boolean <i>interrupt0</i> (Active High Pulse Interrupt)➤ Boolean <i>interrupt1</i> (Active High Pulse Interrupt) <p>Registers</p> <p>The module should also consists of couple of 8bit Special Function Registers(SFRs) to configure the Timer module. The register sets as defined as below:</p> <p>1. Timer control Register(CTRL) - Offset Address = 0x0</p> <table><tr><td>Reserved</td><td>OV</td><td>CMP</td><td>EN</td></tr></table> <p>0bit - En - Timer Enable bit, where if you configure it to: 0 => Timer is disable and counter does not increment All register can still be read and written 1 => Timer is enabled and counter will increment normally. Timer counter will be incremented every clock cycle.</p> <p>1bit - CMP- Timer compare Interrupt Enable, where if you configure it to: 0 =>Compare interrupt is disabled 1 => Compare interrupt is enable. If enabled then whenever timer counter value reaches to compare value it will raise the interrupt line(Interrupt0).</p> <p>2bit - OV - Overflow Interrupt Enable, where if you configure it to: 0 =>Overflow interrupt is disabled 1 => Overflow interrupt is enable. if timer counter value reaches to 0xFF, in the next clock cycle it will update start counting from zero, and raise the interrupt line(Interrupt1) corresponding to overflow interrupt.</p>	Reserved	OV	CMP	EN
Reserved	OV	CMP	EN		


	<p>2. Timer Value Register - Offset Address = 0x4</p> <div style="text-align: center;"> 7 0 <div style="border: 1px solid black; height: 40px; width: 100%;"></div> </div> <p>This is a read only register, Whenever timer is enabled it will start incrementing value of this register.</p> <p>3. Timer Compare Register - Offset Address = 0x8</p> <div style="text-align: center;"> 7 0 <div style="border: 1px solid black; padding: 5px; width: 100%;">Timer Compare Value</div> </div> <p>This register can be used to store the comparison value for timer counter register. If timer compare interrupt is enable, then it will assert an interrupt line INTO whenever timer value matches with the timer compare value.</p> <p>4. Timer Interrupt status Register - Offset Address = 0xC</p> <div style="text-align: center;"> 7 2 1 0 <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="border: 1px solid black; padding: 5px; width: 60%;">Reserved</div> <div style="border: 1px solid black; padding: 5px; width: 15%; text-align: center;">OV INTR</div> <div style="border: 1px solid black; padding: 5px; width: 15%; text-align: center;">CMP INTR</div> </div> </div> <p>This is a write one clear interrupt status register. If timer is enabled then whenever timer counter value reaches a comparator value or an overflow occurs then it will update the corresponding status bit if related interrupt is enabled. Writing a 1 will clear the corresponding interrupt</p>
Test Scenario	<ol style="list-style-type: none"> 1. This is an 8-bit incrementing counter. With 2 interrupts out which are used to represent the compare match and overflow of counter status 2. It has a private 8-bit comparator that is used to assert an interrupt (<i>interrupt0</i>) when the timer has reached the comparator value. 3. Overflow event, i.e., whenever timer value reaches 0xFF, in the next increment counter will start counting from 0x0 and raise an interrupt line(<i>interrupt1</i>) corresponding to overflow interrupt. 4. The timer is clocked by CLK. <p>Negative Test Scenario:</p> <ol style="list-style-type: none"> 5. The <i>interrupt0/1</i> has to be logic low in entire simulation time except when overflow or comparator match event is triggered
Pass Criteria	<ol style="list-style-type: none"> 1. Registers set should be accessible from TB 2. Interrupt0 and Interrupt1 has to be triggered at expected time and also needs to update corresponding status register bit fields
Key Learnings	<ol style="list-style-type: none"> 1. Register implementations, configuration and update

	2. Raising interrupts from module 3. Cycle Accurate modelling
Comments	For more understanding on Timer/Counter functionality please refer this and for register interface refer this

2.10 8-bit Timer Counter Module – Event Based


Objective	Implement Event based 8 bit Timer Counter Module using SystemC				
Requirements	<p>Input Ports</p> <ul style="list-style-type: none">➤ <i>sc_time inputClock</i> (This will be configured with clock time period at which it should increment its counter and this time period value is provided by TB)➤ Boolean <i>reset</i>➤ Uint <i>address<8></i>➤ Uint <i>data<8></i>➤ Boolean <i>read_enable</i>➤ Boolean <i>write_enable</i> <p>Output Ports</p> <ul style="list-style-type: none">➤ Boolean <i>interrupt0</i> (Active High Pulse Interrupt)➤ Boolean <i>interrupt1</i> (Active High Pulse Interrupt) <p>Registers</p> <p>The module should also consists of couple of 8bit Special Function Registers(SFRs) to configure the Timer module. The register sets as defined as below:</p> <p>2. Timer control Register(CTRL) - Offset Address = 0x0</p> <table><tr><td>Reserved</td><td>OV</td><td>CMP</td><td>EN</td></tr></table> <p>0bit - En - Timer Enable bit, where if you configure it to: 0 => Timer is disable and counter does not increment All register can still be read and written 1 => Timer is enabled and counter will increment normally. Timer counter will be incremented every clock cycle.</p> <p>1bit - CMP- Timer compare Interrupt Enable, where if you configure it to: 0 =>Compare interrupt is disabled 1 => Compare interrupt is enable. If enabled then whenever timer counter value reaches to compare value it will raise the interrupt line(Interrupt0).</p> <p>2bit - OV - Overflow Interrupt Enable, where if you configure it to: 0 =>Overflow interrupt is disabled 1 => Overflow interrupt is enable. if timer counter value reaches to 0xFF, in the next clock cycle it will update start counting from zero, and raise the interrupt line(Interrupt1) corresponding to overflow interrupt.</p>	Reserved	OV	CMP	EN
Reserved	OV	CMP	EN		

3. Timer Value Register - Offset Address = 0x4




This is a read only register, Whenever timer is enabled it will start incrementing value of this register.

4. Timer Compare Register - Offset Address = 0x8



This register can be used to store the comparison value for timer counter register. If timer compare interrupt is enable, then it will assert an interrupt line INTO whenever timer value matches with the timer compare value.

5. Timer Interrupt status Register - Offset Address = 0xC



This is a write one clear interrupt status register. If timer is enabled then whenever timer counter value reaches a comparator value or an overflow occurs then it will update the corresponding status bit if related interrupt is enabled. Writing a 1 will clear the corresponding interrupt

Test Scenario

Implement the 8-bit Timer Counter Module with event-based approach:

1. The timer model should not have the pin for the clock.
2. The timer should not count/increment at every clock edge, rather we should apply the mathematical formulas to calculate when the interrupts will be generated. that means increment should not be sensitive to the clock.
3. The testbench should remain the same, only the clock pin will be removed.
4. You should get exactly the same output, which means functionality will be the same.
5. Note down how much wall clock time is consumed by the simulation.
6. Run both implementations of models, and check the difference in the wall clock time elapsed for simulating the same amount of simulation time. And conclude your decision.

Note: Timer module has to clear the interrupts (*interrupt0* and *interrupt1*) (once it is set to due to trigger condition) after one cycle of the input time interval

	<p>Negative Test Scenario:</p> <ol style="list-style-type: none"> 1. The Interrupt0/1 has to be logic low in entire simulation time except when overflow or comparator match event is triggered
Pass Criteria	<ol style="list-style-type: none"> 1. Modelling the timer module by using <code>sc_time</code> and not the <code>bool</code> clock 2. Registers set should be accessible from TB 3. Interrupt0 and Interrupt1 has to be triggered at expected time and also needs to update corresponding status register bit fields
Key Learnings	<ol style="list-style-type: none"> 1. Event Based Modelling 2. Raising/Toggling the Interrupts using input <code>sc_time</code> clock period as reference (Without Boolean clock)
Comments	<p>For more understanding on Timer/Counter functionality please refer this and for register interface refer this (This is just for general understanding purpose not for the scope of modelling)</p>

2.11 Memory Module

Objective	Implement 1KB of Memory module using SystemC
Requirements	<p>Input Ports:</p> <ul style="list-style-type: none"> ➤ Unsigned int <code>address<32></code> <p>Boolean <code>read_or_write_en</code> (0 -> read, 1 -> write)</p> <p>Inout Ports:</p> <ul style="list-style-type: none"> ➤ Unsigned int <code>data<32></code> <p>Develop the memory model (Size: 1 KB) by using dynamic memory allocation</p> <p>Assume it has 32-bit data lines, 32-bit address lines, <code>read_en</code> / <code>write_en</code> line, <code>reset_n</code> line</p>
Test Scenario	<p>In the testbench, do the following:</p> <ol style="list-style-type: none"> 1. Read the 1 KB of data from a file and store in internal buffer <code>buff1</code> 2. Start the following at 10 ns 3. Write this entire data from the testbench to memory model 4. Read the entire data from memory model to testbench and store in another temporary buffer <code>buff2</code> 5. Compare <code>buff1</code> & <code>buff2</code>
Pass Criteria	<ol style="list-style-type: none"> 1. Memory module should be able to read and write 2. <code>buff1</code> and <code>buff2</code> content should match
Key Learnings	<ol style="list-style-type: none"> 1. Memory implementation 2. Read and write to memory 3. Inout interface

Comments	
----------	--

2.12 Hello world example using TLM 2.0

Objective	Implement simple Hello world example using TLM 2.0 concepts using b_transport call
Requirements	<p>Initiator Module Interface (TB)</p> <ul style="list-style-type: none"> ➤ tlm_initiator_socket <> InitSocket_ <p>Target Module Interface (DUT)</p> <ul style="list-style-type: none"> ➤ tlm_target_socket <> TargetSocket_ <p>Loosely Timed(LT)/Blocking interface (b_transport) has to be supported by target module</p>
Test Scenario	<ol style="list-style-type: none"> 1. InitSocket_ of Initiator module and TargetSocket_ of Target module has to be binded using bind method 2. Initiator will make a call to b_transport with some delay 3. Target side calls a method that will print "Hello World" whenever there is a message from the Initiator 4. Optionally perform "wait" of said delay time units in the target
Pass Criteria	Perform a call from initiator socket and print "Hello world" as the call reaches the target socket
Key Learnings	<ol style="list-style-type: none"> 1. TLM 2.0 initiator socket 2. TLM 2.0 target socket 3. b_transport
Comments	For more understanding on sockets and Blocking transport (b_transport) please refer this (This is just for general understanding purpose not for the scope of modelling exercise)

2.13 8-bit Timer Counter Module with TLM2.0 sockets

Objective	Implement Event based 8-bit Timer Counter Module using TLM2.0 Sockets i.e., (TLM Initiator Sockets and TLM Target Sockets)
Requirements	<p>Input Ports</p> <ul style="list-style-type: none"> ➤ sc_time inputClock (This will be configured with clock time period at which it should increment its counter and this time period value is provided by TB) ➤ Boolean <i>reset</i> ➤ Boolean <i>read_enable</i> ➤ Boolean <i>write_enable</i>

➤ tlm_target_socket<> **sfrTargetSocket**

Output Ports


- Boolean *interrupt0* (Active High Pulse Interrupt)
- Boolean *interrupt1* (Active High Pulse Interrupt)

sfrTargetSocket has to be used to configure and access the Timer/Counter SFR registers using b_transport calls

Registers

The module should also consists of couple of 8bit Special Function Registers(SFRs) to configure the Timer module. The register sets as defined as below:

3. Timer control Register(CTRL) - Offset Address = 0x0




0bit - En - Timer Enable bit, where if you configure it to:
 0 => Timer is disable and counter does not increment All register can still be read and written
 1 => Timer is enabled and counter will increment normally. Timer counter will be incremented every clock cycle.

1bit - CMP- Timer compare Interrupt Enable, where if you configure it to:
 0 => Compare interrupt is disabled
 1 => Compare interrupt is enable.
 If enabled then whenever timer counter value reaches to compare value it will raise the interrupt line(Interrupt0).


2bit - OV - Overflow Interrupt Enable, where if you configure it to:
 0 => Overflow interrupt is disabled
 1 => Overflow interrupt is enable.
 if timer counter value reaches to 0xFF, in the next clock cycle it will update start counting from zero, and raise the interrupt line(Interrupt1) corresponding to overflow interrupt.

4. Timer Value Register - Offset Address = 0x4



This is a read only register, Whenever timer is enabled it will start incrementing value of this register.

5. Timer Compare Register - Offset Address = 0x8



	<p>This register can be used to store the comparison value for timer counter register. If timer compare interrupt is enable, then it will assert an interrupt line INTO whenever timer value matches with the timer compare value.</p> <p>6. Timer Interrupt status Register - Offset Address = 0xC</p> <div style="text-align: center;"><div>7<div>210</div></div><table><tr><td>Reserved</td><td>OV INTR</td><td>CMP INTR</td></tr></table></div> <p>This is a write one clear interrupt status register. If timer is enabled then whenever timer counter value reaches a comparator value or an overflow occurs then it will update the corresponding status bit if related interrupt is enabled. Writing a 1 will clear the corresponding interrupt</p> <p>NOTE: Timer module should support for b_transport interface through which registers access are handled.</p> <p>Testbench related info:</p> <ol style="list-style-type: none">Testbench Interface<ul style="list-style-type: none">➤ tlm_initiator_socket<> tblInitiatorSocketTB has to access the Timer module through its initiator socket to target socket of Timer moduleAll Timer module register access by TB has to be done by b_transport call and transaction related info (such as read/write command, address, data pointer) should be passed using tlm_generic_payload	Reserved	OV INTR	CMP INTR
Reserved	OV INTR	CMP INTR		
Test Scenario	<p>Implement the 8-bit Timer Counter Module with event-based approach:</p> <ol style="list-style-type: none">The timer model should not have the pin for the clock.The timer should not count/increment at every clock edge, rather we should apply the mathematical formulas to calculate when the interrupts will be generated. that means increment should not be sensitive to the clock.Timer modules registers should be accessed via b_transport calls onlyThe testbench should remain the same, only the clock pin will be removed.You should get exactly the same output, which means functionality will be the same.Note down how much wall clock time is consumed by the simulation.Run both implementations of models, and check the difference in the wall clock time elapsed for simulating the same amount of simulation time. And conclude your decision. <p>Negative Test Scenario:</p>			

	1. The Interrupt0/1 has to be logic low in entire simulation time except when overflow or comparator match event is triggered
Pass Criteria	<ol style="list-style-type: none"> 1. Model the timer module by using <code>sc_time</code> and not the bool clock 2. Registers set should be accessible from TB via <code>b_transport</code> call 3. Interrupt0 and Interrupt1 has to be triggered at expected time and also needs to update corresponding status register bit fields
Key Learnings	<ol style="list-style-type: none"> 1. TLM 2.0 initiator socket 2. TLM 2.0 target socket 3. tlm_generic_payload usage
Comments	<p>For more understanding on Timer/Counter functionality please refer this and for register interface refer this (This is just for general understanding purpose not for the scope of modelling)</p> <p>Optional: Update the same model to support Fastly Timed (FT) Interface/Non-Blocking (nb_transport) to configure the Timer SFRs via TB, just remember in such case TB should also needs to support FT interface i.e., backward path methods</p>

2.14 Memory Module using TLM2.0 Sockets

Objective	Implement 1KB of Memory module using TLM2.0 Sockets i.e., (TLM Target Sockets for Memory module access) via <code>b_transport</code> , <code>transport_dbg</code> and <code>get_direct_mem_ptr</code> call
Requirements	<p>Memory Module Interfaces:</p> <ul style="list-style-type: none"> ➤ <code>tlm_target_socket<> mem_target_socket</code> <p>Develop the memory model (Size: 1 KB) by using dynamic memory allocation</p> <p>Implement Forward path methods in Memory module i.e., Loosely Timed interface - b_transport, Debug Interface - transport_dbg DMI - get_direct_mem_ptr</p> <p>Testbench Interface-</p> <ul style="list-style-type: none"> ➤ <code>tlm_initiator_socket<> tb_initiator_socket</code> <p>TB has to access i.e., read and write of Memory module through Initiator socket of TB and target socket of Memory by having <code>b_transport</code> and <code>transport_dbg</code> calls</p>
Test Scenario	<p>In the testbench, do the following:</p> <ol style="list-style-type: none"> 1. Read the 1 KB of data data from a file and store in internal buffer <code>buff1</code> 2. Start the following at 10 ns

	<ol style="list-style-type: none"> Write this entire data from the testbench to memory model by using b_transport calls Read the entire data from memory model to testbench and store in another temporary buffer buff2 Compare buff1 & buff2 <p>Repeat the above steps using Debug interface(transport_dbg call) and DMI interface (get_direct_mem_ptr call) as well</p>
Pass Criteria	<p>In all of the three interfaces i.e., LT, Debug and DMI:</p> <ol style="list-style-type: none"> Memory module should be able to read and write buff1 and buff2 content should match
Key Learnings	<ol style="list-style-type: none"> LT Interface (b_transport) Debug Interface (transport_dbg) DMI (get_direct_mem_ptr)
Comments	<p>Optional: Update the same model to support Fastly Timed (FT) Interface/Non-Blocking (nb_transport) to access Memory Module via TB, just remember in such case TB should also needs to support FT interface i.e., backward path methods</p>

2.15 UART Serial Communication Module

Objective	Implement simple UART communication Module to transmit and receive data serially
Requirements	<p>UART Interfaces and Ports:</p> <ul style="list-style-type: none"> ➤ tlm_target_socket<> <i>uart_sfr_target_socket</i> ➤ Boolean uart_tx ➤ Boolean uart_rx <p>Implement Loosely Timed interface (b_transport) in UART module to access the UART SFR registers</p> <p>Testbench Inetrface-</p> <ul style="list-style-type: none"> ➤ tlm_initiator_socket<> <i>tb_initiator_socket</i> ➤ Boolean uart_rx ➤ Boolean uart_tx <p>UART Register Set (All are 32-bit registers and Default/Reset Value of registers is 0x0)</p> <ol style="list-style-type: none"> Control Register (CTRL) – Offset Address = 0x0 <ul style="list-style-type: none"> ➤ Bit0 – Enable <ul style="list-style-type: none"> ○ 0 = UART module is disabled (Transmission and reception is disabled) ○ 1 = UART module is disabled (Transmission and reception is disabled)

	<ul style="list-style-type: none"> ➤ Bit1 to Bit5 – Data Format Length <ul style="list-style-type: none"> ○ Provides the length of data which needs to be sent/receive in one data packet ➤ Bit6 – Start Transfer <ul style="list-style-type: none"> ○ 1 = Starts the transmission of data configured in Transmit_Data_Register(of length and baudrate provided in CTRL register) ➤ Bit7 to Bit15 - Reserved ➤ Bit16 to Bit31 – Baudrate <ul style="list-style-type: none"> ○ Provides the rate at which data has to be sent or received <p>2. Received Data Register(RxData Reg) – Offset Address = 0x4 (Read only register)</p> <ul style="list-style-type: none"> ➤ Bit0 to Bit15 – <i>Data</i> <ul style="list-style-type: none"> ○ Last data that UART module received via uart_rx ➤ Bit16 to Bit31 – Reserved <p>3. Transmit Data Register (TxData Register) – Offset Address = 0x8</p> <ul style="list-style-type: none"> ➤ Bit0 to Bit15 – <i>Data</i> <ul style="list-style-type: none"> ○ Data that needs to be transmitted from UART module via uart_tx (at length and baudrate configured in CTRL register) ○ Data will be transmitted only when CTRL.START_TRANSFER bit is set ➤ Bit16 to Bit31 - Reserved
<p>Test Scenario</p>	<p>In TB do the following steps:</p> <ol style="list-style-type: none"> 1. Configure the UART modules SFR using b_transport call 2. Configure Data format length, Baudrate for the data transmission 3. Configure the data to be sent 4. Configure the UART to start the data transfer 5. Read the data received from UART. uart_tx out port via TB. uart_rx in port and check whether data received by TB is same as configured 6. Transmit some data from TB.tx to UART. uart_rx with length and baudrate configured in step2 7. Read the Received Data register and the data with data sent

Pass Criteria	UART module should be able to send and receive configured data properly with configured data format length and baudrate
Key Learnings	Serial Communication Implementation
Comments	