### INTEGRATED CIRCUITS

# DATA SHEET

## TDA1541 Dual 16-bit DAC

Product specification
File under Integrated Circuits, IC01

November 1985





Dual 16-bit DAC TDA1541

#### **GENERAL DESCRIPTION**

The TDA1541 is a monolithic integrated dual 16-bit digital-to-analogue converter (DAC) designed for use in hi-fi digital audio equipment such as Compact Disc players, digital tape or cassette recorders.

#### **Features**


- · Selectable two-channel input format: offset binary or two's complement
- Internal timing and control circuit
- TTL compatible digital inputs
- High maximum input bit-rate and fast settling time.

#### **QUICK REFERENCE DATA**

Supply voltages				
pin 28	$V_{DD}$	typ.	5	V
pin 26	$V_{DD1}$	typ.	<b>-</b> 5	V
pin 15	$V_{DD2}$	typ.	<b>-15</b>	V
Supply currents				
pin 28	$I_{DD}$	typ.	45	mA
pin 26	$I_{DD1}$	typ.	45	mA
pin 15	$I_{DD2}$	typ.	25	mA
Signal-to-noise ratio				
(full scale sine-wave)				
at analogue outputs (AOL; AOR)	S/N	typ.	95	dB
Non-linearity				
at $T_{amb} = -20$ to $+70$ °C		typ.	1/2	LSB
Current settling time to $\pm$ 1 LSB	$t_{cs}$	typ.	1	μs
Maximum input bit rate				
at data input (pin 3)	$BR_{max}$	min.	6	Mbits/s
Maximum clock frequency				
at clock input (pin 2)	$f_{BCKmax}$	min.	6	MHz
at clock input (pin 4)	f <sub>SCKmax</sub>	min.	12	MHz
Full scale temperature coefficient				
at analogue outputs (AOL; AOR)	$TC_FS$	typ.	$\pm200\times10^{-6}$	$K^{-1}$
Operating ambient temperature range	$T_{amb}$		-20 to +70	°C
Total power dissipation	P <sub>tot</sub>	typ.	850	mW

#### **PACKAGE OUTLINE**


28-lead DIL; plastic (with internal heat spreader) (SOT-117); SOT117-1; 1996 August 14.



Dual 16-bit DAC TDA1541

#### **PINNING**

		1			
1	LE/WS*	latch enable input			
_		word select input			
2	BCK*	bit clock input			
		data left channel input			
3	DATA L/DATA*	data input (selected			
		format)			
4	DATA R/SYS*	data right channel input			
_	(1)	system clock input			
5	GND (A)	analogue ground			
6	AOR	right channel output			
7	DECOU				
8	DECOU				
9	DECOU				
10	DECOU	decoupling			
11	DECOU				
12	DECOU				
13	DECOU				
14	GND (D)	digital ground			
15	$V_{DD2}$	-15 V supply voltage			
16	n.c.	not connected			
17	n.c.	Tiot connected			
18	DECOU				
19	DECOU				
20	DECOU				
21	DECOU	decoupling			
22	DECOU				
23	DECOU				
24	DECOU				
25	AOL	left channel output			
26	$V_{DD1}$	-5 V supply voltage			
27	OB/TWC*	mode selection input			
28	$V_{DD}$	+5 V supply voltage			



<sup>\*</sup> See Table 1 data selection input.

Dual 16-bit DAC TDA1541

#### **FUNCTIONAL DESCRIPTION**

The TDA1541 accepts input sample formats in time multiplexed mode or simultaneous mode with any bit length. The most significant bit (MSB) must always be first. This flexible input data format allows easy interfacing with signal processing chips such as interpolation filters, error correction circuits, pulse code modulation adaptors and audio signal processors (ASP).

The high maximum input bit-rate and fast settling time facilitates application in  $4 \times$  oversampling systems (44,1 kHz to 176,4 kHz) with the associated simple analogue filtering function (low order, linear phase filter).

#### Input data selection (see also Table 1)

With input OB/TWC connected to ground, data input (offset binary format) must be in time multiplexed mode. It is accompanied with a word select (WS) and a bit clock input (BCK) signal. A separate system clock input (SCK) is provided for accurate, jitter-free timing of the analogue outputs AOL and AOR.

With  $\overline{\text{OB}}/\text{TWC}$  connected to  $V_{DD}$  the mode is the same but data format must be in two's complement.

When input  $\overline{\text{OB}}/\text{TWC}$  is connected to  $(V_{DD1})$  the two channels of data (L/R) are input simultaneously via (DATA L) and (DATA R), accompanied with BCK and a latch-enable input (LE). With this mode selected the data must be in offset binary.

The format of data input signals is shown in figures 3, 4 and 5.

True 16-bit performance is achieved by each channel using three 2-bit active dividers, operating on the dynamic element matching principle, in combination with a 10-bit passive current-divider, based on emitter scaling. All digital inputs are TTL compatible.

#### Input data selection

OB/TWC	MODE	PIN 1	PIN 2	PIN 3	PIN 4
–5 V	simultaneous	LE	ВСК	DATA L	DATA R
0 V	time MUX OB	ws	вск	DATA OB	SCK
+5 V	time MUX TWC	ws	вск	DATA TWC	SCK

Where:

= latch enable LE WS = word select **BCK** = bit clock DATA L = data left DATA R = data right DATA OB = data offset binary **DATA TWC** = data two's complement MUX OB = multiplexed offset binary **MUX TWC** = multiplexed two's complement

Dual 16-bit DAC TDA1541

#### **RATINGS**

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Supply voltage ranges

pin 28	$V_{DD}$	0 to +7	V
pin 26	$V_{DD1}$	0 to −7	V
pin 15	$V_{DD2}$	0 to −17	V
Crystal temperature range	$T_{XTAL}$	-55 to +150	°C
Storage temperature range	$T_{stg}$	-55 to +150	°C
Operating ambient temperature range	$T_{amb}$	-20 to +70	°C
Electrostatic handling <sup>(1)</sup>	$V_{es}$	-1000 to +1000	V

#### Note

1. Discharging a 250 pF capacitor through a 1  $k\Omega$  series resistor.

#### THERMAL RESISTANCE

From junction to ambient  $R_{th j-a} = 35$  K/W

Dual 16-bit DAC TDA1541

#### **CHARACTERISTICS**


 $V_{DD} = +5 \text{ V; } V_{DD1} = -5 \text{ V; } V_{DD2} = -12 \text{ V; } T_{amb} = +25 \, ^{\circ}\text{C; measured in Fig. 1; unless otherwise specified.}$ 


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Supply					
Supply voltage ranges					
pin 28	$V_{DD}$	4,0	5,0	6,0	V
pin 26	-V <sub>DD1</sub>	4,5	5,0	6,0	V
pin 15	-V <sub>DD2</sub>	14	15	16	V
Supply currents					
pin 28	I <sub>DD</sub>	_	45	tbf	mA
pin 26	-I <sub>DDI</sub>	_	45	tbf	mA
pin 15	-I <sub>DD2</sub>	_	25	tbf	mA
Resolution	Res	_	16	_	bits
Inputs					
Input current (pin 3 and pin 4)					
digital inputs LOW (< 0,8 V)	I <sub>IL</sub>	_	_	tbf	mA
digital inputs HIGH (> 2,0 V)	I <sub>IH</sub>	_	_	tbf	μΑ
Input frequency					
at clock input (pin 4)	f <sub>SCK</sub>	_	_	12	MHz
at clock input (pin 2)	f <sub>BCK</sub>	_	_	6	MHz
at data inputs (pin 3 and pin 4)	f <sub>DAT</sub>	_	_	6	MHz
at word select input (pin 1)	f <sub>WS</sub>	_	_	200	kHz
Input capacitance of digital inputs	C <sub>I</sub>	_	12	_	pF
Oscillator					
Oscillator frequency					
with internal capacitor	f <sub>osc</sub>	150	200	250	kHz
Analogue outputs (AOL; AOR)					
Output voltage compliance	V <sub>OC</sub>	tbf	_	tbf	mV
Full scale current	I <sub>FS</sub>	3,4	4,0	4,6	mA
Zero scale current	± I <sub>ZS</sub>	_	tbf	_	nA
Full scale temperature coefficient					
$T_{amb} = -20 \text{ to } +70 ^{\circ}\text{C}$	TC <sub>FS</sub>	_	$\pm 200 \times 10^{-6}$	_	K <sup>-1</sup>
Linearity error integral					
at T <sub>amb</sub> = 25 °C	E <sub>1</sub>	_	0,5	_	LSB
at $T_{amb} = -20$ to +70 °C	E <sub>1</sub>	_	tbf	_	LSB
Linearity error differential					
at T <sub>amb</sub> = 25 °C	E <sub>d1</sub>	_	0,5	1	LSB
at $T_{amb} = -20$ to +70 °C	E <sub>d1</sub>	_	tbf	_	LSB


PARAMETER	SYMBOL	MIN.	TYP.	MAX.	UNIT
Signal -to-noise ratio + THD*	S/N	90	95	_	dB
Settling time to ± 1 LSB	t <sub>cs</sub>	_	1	_	μs
Channel separation	α	80	tbf	_	dB
Unbalance between outputs	$\Delta I_{FS}$	_	0,1	0,2	dB
Time delay between outputs	t <sub>d</sub>	_	_	1	μs
Power supply ripple rejection**					
V <sub>DD</sub> = +5 V	RR	_	tbf	_	dB
$V_{DD1} = -5 \text{ V}$	RR	_	tbf	_	dB
$V_{DD2} = -15 \text{ V}$	RR	_	tbf	_	dB
Signal-to-noise ratio					
at bipolar zero	S/N	_	-100	_	dB
Timing (see Figs 3, 4 and 5)					
Rise time	t <sub>r</sub>	_	_	35	ns
Fall time	t <sub>f</sub>	_	_	35	ns
Bit clock cycle time	t <sub>CY</sub>	160	_	_	ns
Bit clock HIGH time	t <sub>HB</sub>	48	_	_	ns
Bit clock LOW time	t <sub>LB</sub>	48	_	_	ns
Bit clock fall time to latch rise time	t <sub>FBRL</sub>	0	_	_	ns
Bit clock rise time to latch fall time	t <sub>RBFL</sub>	0	_	_	ns
Data set-up time to bit clock	t <sub>SDB</sub>	32	_	_	ns
Data hold time to bit clock	t <sub>HDB</sub>	0	_	_	ns
Data set-up time to system clock	t <sub>SDS</sub>	32	_	_	ns
Word select hold time to system clock	t <sub>HWS</sub>	0	_	_	ns
Word select set-up time to system clock	t <sub>SWS</sub>	32	_	_	ns
Bit clock fall time to system clock rise time	t <sub>FBRS</sub>	32	_	_	ns
System clock rise time to bit clock fall time	t <sub>RSFB</sub>	32	_	_	ns
System clock fall time to bit clock rise time	t <sub>FSRB</sub>	50	_	_	ns
Bit clock rise time to system clock fall time	t <sub>RBFS</sub>	0	_	_	ns
Latch enable LOW time	t <sub>LLE</sub>	20	_	_	ns
Latch enable HIGH time	t <sub>HLE</sub>	32	_	_	ns

<sup>\*</sup> Signal-to-noise ratio + THD with 1 kHz full scale sinewave generated at a sampling rate of 176,4 kHz.

<sup>\*\*</sup>  $V_{ripple}$  = 1% of supply voltage and  $f_{ripple}$  = 100 Hz.








Dual 16-bit DAC TDA1541

#### **PACKAGE OUTLINE**

DIP28: plastic dual in-line package; 28 leads (600 mil)

SOT117-1



#### DIMENSIONS (inch dimensions are derived from the original mm dimensions)

UNIT	A max.	A <sub>1</sub> min.	A <sub>2</sub> max.	b	b <sub>1</sub>	С	D <sup>(1)</sup>	E <sup>(1)</sup>	е	e <sub>1</sub>	L	ME	M <sub>H</sub>	w	Z <sup>(1)</sup> max.
mm	5.1	0.51	4.0	1.7 1.3	0.53 0.38	0.32 0.23	36.0 35.0	14.1 13.7	2.54	15.24	3.9 3.4	15.80 15.24	17.15 15.90	0.25	1.7
inches	0.20	0.020	0.16	0.066 0.051	0.020 0.014	0.013 0.009	1.41 1.34	0.56 0.54	0.10	0.60	0.15 0.13	0.62 0.60	0.68 0.63	0.01	0.067

#### Note

1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	REFERENCES EUROPEAN ISSUE D			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT117-1	051G05	MO-015AH				<del>92-11-17</del> 95-01-14

Dual 16-bit DAC TDA1541

#### **SOLDERING**

#### Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "IC Package Databook" (order code 9398 652 90011).

#### Soldering by dipping or by wave

The maximum permissible temperature of the solder is 260 °C; solder at this temperature must not be in contact with the joint for more than 5 seconds. The total contact time of successive solder waves must not exceed 5 seconds.

The device may be mounted up to the seating plane, but the temperature of the plastic body must not exceed the specified maximum storage temperature ( $T_{stg\ max}$ ). If the printed-circuit board has been pre-heated, forced cooling may be necessary immediately after soldering to keep the temperature within the permissible limit.

#### Repairing soldered joints

Apply a low voltage soldering iron (less than 24 V) to the lead(s) of the package, below the seating plane or not more than 2 mm above it. If the temperature of the soldering iron bit is less than 300 °C it may remain in contact for up to 10 seconds. If the bit temperature is between 300 and 400 °C, contact may be up to 5 seconds.

#### **DEFINITIONS**

Data sheet status				
Objective specification	This data sheet contains target or goal specifications for product development.			
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.			
Product specification	This data sheet contains final product specifications.			
Limiting values				
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.				

#### Application information

Where application information is given, it is advisory and does not form part of the specification.

#### LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.