
ALL PROGRAMMABLE





A Framework for Reduced Precision Neural Networks on FPGAs

Kees Vissers Xilinx Research




What are FPGAs?


Programmable devices that contain:


- ➤ MAC (DSP48) for floating point, 16 bit integer, 8 bit integer
- ➤ Logic Lookup tables (LUTS) for any function at bit-precision, including 2 bit and 1 bit MAC (xnor, popcount), and compression, security, etc.
- ➤ Large number of flexible memory blocks, with high internal bandwidth
- ➤ High-speed I/O, good external memory interfaces
- > ARM cores
- > Family of devices

Customizable hardware architectures with fine-grain programmability



Challenge 1: Diverse Applications with Diverse Design Targets









Small network

Low latency

ADAS

High accuracy Low latency




STOP


Challenge 1:

Different use cases require different networks & different figures of merits (speed, latency, energy, accuracy)

Challenge 2: Neural Networks Will Continue to Change



Customized ML Processor Datapath



Flexible (all NNs), less resources

IFM buffers


Higher performance, lower latency

operations

Challenge 3: Highly Compute and Memory Intensive

> The predominant CNN computation is linear algebra

- Demands lots of (simple) computation and lots of parameters (memory)
 - AlexNet: 244MB & 1.5GOPS, VGG16: 552MB & 30.8GOPS; GoogleNet: 41.9MB & 3.0GOPS for ImageNet




Challenge 3:

billions of multiply-accumulate ops & tens of megabytes of parameter data

Increasingly Reduced Precision Networks


- > Floating point (FP) CNNs contain a lot of redundancy
- ➤ Reducing precision is shown to work down to 1b with minimal loss of accuracy —
 - ICLR 2017 with ternary weight networks on par with FP for AlexNet top-1 and top-5, ResNet20,32,44,56
 - Accuracy gap is closing
- ➤ Reducing precision brings numerous advantageous
 - Power
 - Performance
 - Memory requirements
 - Not just for FPGAs



Source: Bill Dally (Stanford), Cadence Embedded Neural Network Summit, February 1, 2017




Local is good for energy, reduced precision is good



Output (w, h, m) +=input(w+x,h+y,d)*filter(m, x, y, d);

The energy is the access, not only the operations


Accuracy of Quantized Neural Networks (QNNs) Improving Published Results for FP CNNs, QNNs and binarized NNs (BNNs)



 Accuracy results are improving rapidly through for example new training techniques, topological changes and other methods


Potential of Reduced Precision on FPGAs

- Cost per operation is greatly reduced
 - For example, for BNN: FP multiply accumulate becomes XNOR with bit counts
- Memory cost is greatly reduced
 - Large networks can fit entirely into on-chip memory (OCM) (UltraRAM, BRAM)



- > Today's FPGAs have a much higher peak performance for reduced precision operations
 - FPGA performance is anti-proportional to the cost per operation when applications are sufficiently parallel
 - Lower cost per op & massively parallel = more ops every cycle

Precision	Cost per Op LUT	Cost per Op DSP	MB needed (AlexNet)	TOps/s (KU115)*	TOps/s (VU9P)**	TOps/s (ZU19EG)*
1b	2.5	0	7.6	~46	~100	~66
4b	16	0	30.5	~11	~15	~16
8b	45	0	61	~3	~6	~4
16b	15	0.5	122	~1	~4	~1
32b	178	2	244	~0.5	~1	~0.3









^{*}Assumptions: Application can fill device to 70% (fully parallelizable) 250MHZ

^{**}Assumptions: Application can fill device to 70% (fully parallelizable) 300MHZ

Potential of QNNs on FPGAs (ZU19EG)





https://arxiv.org/abs/1612.07119 http://arxiv.org/abs/1701.03400




FINN Design Principles

> Custom-tailored hardware

- Customized data types
- Customized dataflow architecture to match network topology
- > Keep all parameters on-chip, if possible

➤ C++ design entry

To support portability, scalability & rapid exploration




Customized Dataflow Architecture

Work Flow for Exploration of NNs of FPGAs

 Integration with tiny-dnn and Theano, Tensorflow and Caffe

theano TensorFlow™ Caffe

- All code in C/C++
- Can execute on CPU and FPGA
 - No RTL needed



Experimental Results

- Embedded platforms (Zynq Z7045 & 7020): ZC706, PYNQ open source platform
- Server class accelerator: ADM_PCIE_8K5 & TUL Accel. kit in OpenPOWER (& x86 with

SDAccel)












Input Data




MNIST handwritten digits













Test Networks

Multilayer Perceptron (1b weights, 1b act)

- Input images: 28x28 pixels, black-white (MNIST)
- Up to 5.8MOPS/frame

> VGG-16 derivative (1b weights, 1b act)


- Input images: 32x32 pixels, RGB image (SVHN, CIFAR-10, traffic signs, playing cards)
- Up to 1.2GOPS/frame


DorefaNet – AlexNet derivative (mostly 1b weights, 2b act)


- Input images: 226x226 pixels, RGB (ImageNet)
- Up to 3.9GOPS/frame


YoloV2, TinyYolo (1b weights, 8b act)

- Input images: 448x448, RBG (VOC, COCO)
- 34.9 and 7.0GOPS/frame













QNN Results - Latency, Performance/Power






-: estimated

^{*:} claimed

PYNQ FINN Open Source Release

- > FINN is open sourced and available at
 - https://github.com/Xilinx/BNN-PYNQ
 - New features are continuously rolled out
- Supported on low cost open source platform Pynq
 - Visit <u>www.pynq.io</u>
- > Easy to use with precooked overlays & examples
 - -BNNs
- **▶** 1000x faster than Raspberry Pi3

Z7020	FPS (FPGA)	GOPS/s	BRAM	LUT	Latency [us]	Power [W]
LFC	168k	974	112 (80%)	30.6K (57.6%)	102	<2.5
CNV	3.04k	341	140 (100%)	28.5K (53.5%)	1580	<2.5



Z7020 ARM FPS	Raspberry Pi3 FPS		
17.3	44.3		
1.2	2.3		

Summary


▶ Benefits of FPGA implementations:

- -Extreme performance with reduced precision
- Low latency through dataflow no batching needed
- –Flexibility
- Low power total solution: keep data on chip, compress data,
 compute at reduced precision (good for memory bandwidth too)




▶ Get started with FINN & Pynq


- -www.pynq.io
- -https://github.com/Xilinx/BNN-PYNQ



The Name of the Game: Designing Hardware-Optimal CNNs *It's a trade-off...*




Example: ImageNet Classification Published Results & Xilinx Research internal Experiments



Floating point is too expensive
Below 10% uses ensembles and cost likely prohibitively high
Pareto optimal: 1b – 8b provide good compromises

Inference Accelerators – Accuracy vs Hardware Cost for a fixed topology

- Just reducing precision, reduce hardware cost & increases error
- Recuperate accuracy by retraining & increasing network size
- ▶ 1b, 2b and 4b provide pareto optimal solutions




Conclusions: We're only at the start...

➤ We presented a framework for exploring Neural Networks at any precision ranging from 32bit Floating Point to 1bit for weight and activation.


- ➤ We have shown that for a number of cases optimal networks can use compute and storage below 8bit!
- ➤ Lots of scope for research in exploring the design space between accuracy, performance, cost, power etc.
- > Very Exciting times for Neural Networks on heterogeneous platforms.












> Thanks to a large team at Xilinx including Xilinx Research Ireland













Technical Details on Finn architectures

Architecture of a Matrix-Vector Threshold Unit (MVTU)

- ➤ Fully connected layers & convolutional layers are mapped on matrix-vector multiply threshold units (MVTUs)
- **▶** MVTUs support OFM (neuron) and folding over weights (synaptic)
- ➤ Weight and output stationary (weights and popcounts are retained locally)
- **▶** Max pool units are optionally placed behind MVTUs





Synthesizable C++ Network Description

```
void DoCompute(ap uint<64> * in, ap uint<64> * out) {
#pragma HLS DATAFLOW
  stream<ap uint<64> > memInStrm("memInStrm");
  stream<ap uint<64> > InStrm("InStrm");
                                                                                   Stream definitions
  stream<ap uint<64> > memOutStrm("memOutStrm");
                                                                                  Move image in from PS memory
  Mem2Stream<64, inBytesPadded>(in, memInStrm);
  StreamingMatrixVector<LO SIMD, LO PE, 16, LO MW, LO MH, LO WMEM, LO TMEM>
          (InStrm, inter0, weightMem0, thresMem0);
  StreamingMatrixVector<L1 SIMD, L1 PE, 16, L1 MW, L1 MH, L1 WMEM, L1 TMEM>
          (inter0, inter1, weightMem1, thresMem1);
                                                                                   Layer instantiation
  StreamingMatrixVector<L2 SIMD, L2 PE, 16, L2 MW, L2 MH, L2 WMEM, L2 TMEM>
                                                                                   connected by streams
          (inter1, inter2, weightMem2, thresMem2);
  StreamingMatrixVector<L3 SIMD, L3 PE, 16, L3 MW, L3 MH, L3 WMEM, L3 TMEM>
          (inter2, outstream, weightMem3, thresMem3);
   StreamingCast<ap uint<16>, ap uint<64> >(outstream, memOutStrm);
                                                                               ├ Move results to PS memory
   Stream2Mem<64, outBytesPadded>(memOutStrm, out);
```

MVTU

```
for (unsigned int nm = 0; nm < neuronFold; nm++) {</pre>
                                                                                        Folding
   for (unsigned int sf = 0; sf < synapseFold; sf++) {</pre>
#pragma HLS PIPELINE II=1
          ap uint<SIMDWidth> inElem;
                                                                                         Reading
         if (nm == 0) {
                                                                                         Inputs or consume
            inElem = in.read();
                                                                                         internal (when folded)
            inputBuf[sf] = inElem;
          } else {
            inElem = inputBuf[sf];
                                                                                         Indexing weight and
         for (unsigned int pe = 0; pe < PECount; pe++) {</pre>
#pragma HLS UNROLL
                                                                                         threshold memory
             ap uint<SIMDWidth> weight = weightMem[pe][nm * synapseFold + sf];
                                                                                         binary MAC
             ap uint<SIMDWidth> masked = ~(weight ^ inElem);
             accPopCount[pe] += NaivePopCount<SIMDWidth, PopCountWidth>(masked);
   ap uint<PECount> outElem = 0;
   for (unsigned int pe = 0; pe < PECount; pe++) {</pre>
                                                                                         Batchnorm
#pragma HLS UNROLL
                                                                                         activations
          outElem(pe, pe) = accPopCount[pe] > thresMem[pe][nm] ? 1 : 0;
         accPopCount[pe] = 0;  // clear the accumulator
```

Architecture of Infrastructure on Zynq SOC

