# Dr. Mahalingam College of Engineering and Technology, Pollachi

(An Autonomous Institution Affiliated to Anna University, Chennai)



## **Department of Electronics and Communication Engineering**

#### **Record Note Book**

#### 19ECCN3702 - VLSI LABORATORY

Name	:	
Roll No.	:	
Branch	:	
Class & Section	:	



## Dr. Mahalingam College of Engineering and Technology, Pollachi

## **Record Note Book**

#### 19ECCN3702 - VLSI LABORATORY

Roll No. : Branch :	-		
Branch :	_		
Certified that this is the bonafi	fide	e record of work done by the	above student for
ye	ear	B.E. Degree during 20 to	20
Head of the Department			Faculty In-charge
Submitted to the Autonomous	s Eı	nd Semester Cycle test Practi	cal Examination held
on			

**External Examiner** 

**Internal Examiner** 

## **INDEX**

S.No.	Date	Title of the experiment	Page No.	Marks (out of 75)	Signature with date
			Total		

19ECCN3/0Z		/LSI Laboratory	
. rereceionar eere	Course Level: I		
L:T:P (Hours/Week) 0:0:3	Credits:1.5	Total Contact Hours: 45	Max Marks:100

#### Prerequisites:

19ECCN1302- Digital Principles and System Design

#### Course Objectives:

The course is intended to:

- 1. Design and simulate Combinational and sequential circuits.
- 2. Design and Verify Combinational and Sequential circuits.
- 3. Implement Combinational and sequential circuits on FPGA.
- 4. Design and simulate inverter and universal gates using SPICE tool.
- 5. Perform physical design of inverter and universal gates using SPICE tool.

#### LIST OF EXPERIMENTS:

- Design and Simulation of Adders (4 bit Half adder, 4 bit full adder, 4 bit Ripple carry adder).
- Design and Simulation of Flip-Flops. (S-R Flip-flop, JK Flip-flop, D Flip-flop, T Flip-flop).
- Design & Verification of 4bit Adder using System Verilog.
- 4. Design & Verification of D flipflop using System Verilog.
- 5. FPGA Implementation of 4 bit Synchronous Counter.
- 6. FPGA Implementation of 4 bit Asynchronous Counter.
- 7. Schematic design and simulation of Inverter.
- 8. Schematic design and simulation of 2 input NAND and NOR gate.
- 9. Layout Design of Inverter.
- 10. Layout Design of 2 input NAND and NOR gate.

Course Outcomes	Cognitive Level
At the end of this course, students will be able to:	
CO1. Develop and verify functionality of Combinational and sequential circuits.	Apply
CO2. Solve errors in Combinational and Sequential circuit designs.	Apply
CO3. Apply FPGA implementation for combinational and sequential circuits.	Apply
CO4. Construct and simulate inverter and universal gates using SPICE tool.	Apply
CO5. Model physical design of inverter and universal gates using SPICE tool.	Apply

#### Reference Books:

- "VLSI Laboratory manual", prepared by the ECE department.
- Morris Mano.M, "Digital Design", 3rd edition, Prentice Hall of India Pvt.Ltd, / Pearson Education Pvt.Ltd, 2003.

## Internal Assessment: (Out of 75 Marks) Rubrics for Observation:

	Level of performance					
Criteria	Excellent	Good	Satisfactory	Needs Improve- ment		
	20	17	14	10		
Preparation	Student has very clearly understood the con- cepts and reflected fully in the responses for pre viva.	Student has very clearly understood the concepts and reflected most of the questions in the responses for pre viva.	Student has clearly understood the concepts and reflected very few of the questions in the responses for pre viva.	Student has not un- derstood the con- cepts and reflected none of the questions in the responses for pre viva.		
	25	22	19	15		
Observation & Results	Student demonstrates sound knowledge of lab procedures.  Student has written all the results and inferences neatly and completely.	Student Demonstrates good knowledge of the lab procedures.  Student has written most of the results and inferences neatly and completely.	Student requires help from teacher with some steps in procedures.  Student has written part of the results and inferences neatly and completely.	Student often requires help from the teacher to even complete basic procedures.  Student has written few of the results and inferences neatly and completely.		
	10	8	6	5		
Viva Voce	The student responded for all questions.	The student respond- ed for most of the questions.	The student re- sponded for part of the questions.	The student re- sponded for few of the questions.		

OBSERVATION Criteria	Excellent	Good	Satisfactory	Needs Improve- ment	
Preparation	20	17	14	10	
Observation & Results	25	22	19	15	
Viva Voce	10	8	6	5	
Total		/55			

## **Rubrics for Record:**

Criteria Neatness	Level of performance					
Criteria	Excellent	Good	Satisfactory	Needs Improvement		
	10	8	6	5		
Neatness	In all the entries in the record, the stu- dent has clearly written.	the record, the student	tries in the record,	In a very few of the entries in the record, the student has clearly written		
	10	8	6	5		
Submission on time	The student brings the record and gets sign in time.	The student brings the record and gets sign ONE DAY late.	The student brings the record and gets sign THREE DAYS late.	The student brings the record and gets sign a WEEK later.		

RECORD Criteria	Excellent	Good	Satisfactory	Needs Improvement
Neatness	10	8	6	5
Submission on time	10	8	6	5
Total	'		/20	-

## **External Assessment: (100 Marks)**

CRITERIA	MARKS
Aim/Apparatus Required	10
Theory/Procedure	20
Coding/Schematic Diagram	40
Output	20
Viva	10
Total	100

<sup>\*</sup> The external mark will be scaled down to 25 marks

## **Assessment Pattern**

Туре	Assessment Component	CO No.	Marks	Total mark
Internal	Record and	12245	75	75
Assessment	Observation	1,2,3,4,5	75	75
End Semester	Cyrolo toot	12245	100	25
Examination	Cycle test	1,2,3,4,5	100	25
			Total	100