

3 - The 8-bit register AR, BR, CR and DR initially have the following values -

$$\rightarrow \begin{array}{ll} AR = 10010011 & BR = 10000111 \\ CR = 11001101 & DR = 11110011 \end{array}$$

$$\textcircled{1} \quad AR \leftarrow AR \vee BR$$

$$\begin{array}{r} 10010011 \\ 10000111 \\ \hline -10010111 \end{array}$$


$\text{BR} \leftarrow \overline{\text{BR}}$

$\text{CR} \leftarrow \text{CR} - 1$

$$DR \leftarrow AR + \overline{BR} + I$$

$$\begin{array}{r}
 01111000 \\
 0100010111 \\
 +1 \\
 \hline
 10001000
 \end{array}$$

$$\begin{array}{r}
 \text{DR} \leftarrow 10001000 \\
 10010011 \\
 \hline
 00011011
 \end{array}$$



21

(Part of Microprocessor)

LOA → Load/Copy data Address
MOV A,B → Move

MVIA, 32+
MOVA, B
LDA 2004
HOAAB

- o The manner or ways in which the (personal details) in which is given in the instruction.

There are 11 addressing mode -

I + Immediate Addressing Mode →

is given in the instruction itself is called immediate addressing mode.

$\vec{S} = MVIA, 32 \text{ ft}$

Q- What do you mean by addressing mode? Explain each addressing mode.

2- Register Addressing Mode -

If the operand is given in the instruction is called Register Addressing Mode.

$\omega_1 \rightarrow m_0^{-1} A, B$

3- Direct Deleting Mode :-

In The direct data addressing mode, if the address of the operand is given in the instruction is called Direct Address.


$T_{ij} \rightarrow LOA 400$

A	
B	C
D	E
L	Q

4 - Indirect Addressing Mode -

Address field-

In Indirect addressing mode address field point out's effective address, this effective address have the operand. The data will store into Register.



5 → Implied Addressing Mode -

Implied Addressing

Mode means the operand is implied or implicit that means the processor is operating with one register only and operand is in that register only.

6 → Register Indirect Addressing Mode -

In the Register Indirect Addressing Mode the address of the operand is given in the register pair, this register pair address pointing out Operand of memory location.

And this Operand will store in accumulator.

(A)

⑦ Auto Increment Addressing Mode -

It is same as

Register Indirect Addressing mode, in this Addressing mode, after the execution the instruction the address of the operand will be increment by 1.

(clock pulse)

⑧ → Auto Decrement Addressing Mode -

(first decrement then execute)

It is a type or same as register indirect addressing mode in Auto Decrement Addressing Mode before the execution of the instruction, address in register will be decrement by 1.


Address

⑨ Index Addressing

⑩ Relative Addressing Mode -

$$EA = PC + [R]_{\text{Address field}}$$

offset



⑪ In relative addressing mode effective address will be equal to programme counter address plus address field.

* PC → Provides the address of the next instruction.

Cost of Address
Accumulator

800 H

800 H

500 H

300 H

300 H

325 H

900 H

400 H

700 H

700 H

700 H

450 H

⑩ Index Addressing :-

→ Index Addressing

$$EA = CR + IR$$

↓

Instruction
Index
Register
Address field

It means effective address can we calculate combining through index register and address field. provides us new address that is effective address.

⑪ Base register addressing mode :-

It means effective address can we calculate combining through base register address and address field providing us new address called effective address.

$$EA = BAR + IR$$

Q - Addressing Modes

Direct Addressing

Effective Address

500 H

n

Immediate Addressing

201 H

Indirect Addressing

200 H

Relative

702 H

Index

600 H

Register

X micro (R1)

400 H

Register Indir

400 H

Register Auto Indir

400 H

Auto Deirent

399 H

450 H

→ By Default

→ Data is in Instruction

→

Base Registry Implicit RM

600 H

900 H

• If R0 is not given then CR is BAR

Implicit CMA

Addressing Mode Examples:-

Microprocessor	Address	Memory
PC - 000	Loc to AC	Mode
R1 = 900	201	Address = 1500
CR = 100	500	Register
AC	399	Instruction
	400	Assembly
	4500	
	500	
	600	
	700	
	500	302
	600	900
	700	325

Stack organisation - (Reverse Polish notation) -

LIFO \rightarrow (Last In First Out)

- Stack works in LIFO manner, this type of memory are Structured memory i.e Stack is a part of memory in which through one address we can access whole memory (Stack)

→ Stack Pointer (SP) points out the top of stack that means SP contains the top of stack address

4000	Steu many	$SP \leftarrow SP - 1$	Push Operation
4001		$m[SP] \leftarrow DR$	
4002		$DR \leftarrow m[SP]$	Pop operation
4003		$SP \leftarrow SP + 1$	

→ Reverse Polish notation →

$$A + B \rightarrow \text{Enzyme}$$

$+AB \rightarrow$ Prefix or Polish Notation:

$AB^+ \rightarrow$ Postfix or Reverse Polish notation

- Infix form of ϵ^N we use in our daily life when the microprocessor operates the infix first it convert into Postfix or Reverse Polish notation because the Reverse Polish form of ϵ^N can be solved with the help of stack.


Hence, Microprocessor operates any ~~by~~^{with} the help of stack.

Q-1 Convert In_2O_3 into Pattice.

$$(A+B) + (C+D).$$

$$\text{AB}_2 + \text{CD} \rightarrow$$


$$AB + CD \neq$$



$(2 * 3) + (5 * 6)$ using stack & Recursion

$$\underline{23} + \underline{56}$$

23 + 56 +





A * B + C + D + E + F

$$AB^* + CD^* + \varepsilon \rightarrow f$$

$$AB + CD + Ef$$

$$AB \star CD \star EF \star +$$



$$124 + 344 + 564$$

$$12 + 34 + 56 +$$

$\frac{1}{1}$	$\frac{1}{1}$	$\frac{2}{1}$	$\frac{2}{2}$	$\frac{3}{2}$	$\frac{4}{2}$	$\frac{12}{8}$	$\frac{14}{4}$
$\frac{5}{14}$	$\frac{5}{14}$	$\frac{6}{6}$	$\frac{30}{14}$	$\frac{44}{14}$	$\frac{44}{14}$	$= \frac{44}{14}$	(44)

$$A * B + A * (B * D + C * E)$$

$$A + B + A \cdot BD + CE +$$

$\alpha + \beta + \gamma \beta \delta \epsilon + \dots$

$$AB + ABD + CEF + \dots$$

			D	C	E		
	B	A	A	D+B	D+E	D+B	CE+DE
A	A	AB	AB	AB	AD	AB	A
A	B	+ A	B	D	+ C	E	+

$$\alpha + \beta + \gamma(\epsilon + \delta\epsilon)$$

$$Q = 2 * 3 + 4 * (5 * 6 + 7 * 8)$$

$$2 * 3 + 4 * (564 + 784)$$

$$3 * + 4 * (56 + 78 + +)$$

$$234 + 456 + 78 \neq +$$

23 + 456 + 78 + + +

→ Micro processor solve the eq using steps

$$\Rightarrow \frac{A(B+C+F(D+E))}{F+G+H}$$

$$AC(B+C)$$

$$\frac{A(B+C+DE+)}{F+(GH+)} \Rightarrow \frac{A(B+CD+E+)}{F\times(GH+*)}$$

$$\frac{A (BCDE + x+)}{fGH+x} \rightarrow \frac{ABCDEF + x+x}{fGH+x}$$

ABC D E + X + X F G H + X /

85

M	T	W	T	F	S
Page No.:					
Date:					

Note - If there is [] bracket means address is given into memory
 If there is no square bracket then mean ~~data~~ giving

M	T	W	T	F	S
Date:					

$$\begin{aligned}
 & \rightarrow C_1 \cap \rightarrow \\
 & \rightarrow (3+4)[10*(2+6)+8] \\
 & = 34 + [10 * (26 + 8)] \\
 & = 34 + (10 * 26 + 10 * 8) \\
 & = 34 + (1026 + * 8) \\
 & = 34 + (1026 + * 8 + 8) \\
 & = 341026 + * 8 + 8 \\
 & \quad \cancel{\text{---}} \\
 & \quad \cancel{\text{---}}
 \end{aligned}$$

→ 3 Address, 2 Addresses, 1 Address and
 0 Address Instruction -

Int'l →

1974 → 4004

1978 → 8085 ~~Parus~~
 8086

→ They are required to write a programme
 in different manner or ways -

$$X = (A+B) * (C+D)$$

By Using

Three address instruction mode -

ADD R ₁ , A, B	R ₁ ← m[A] + m[B]
ADD R ₂ , C, D	R ₂ ← m[C] + m[D]
MUL X, R ₁ , R ₂	m[X] ← R ₁ * R ₂
MUL X, R ₁ , R ₂	m[X] ← R ₁ * R ₂

Advantage

- The three address instruction have less no of instruction.

Disadvantage - The size of the instruction is large.

Two address -

$$X = (A+B) * (C+D)$$

MOV R ₁ , A	R ₁ ← m[A]
ADD R ₁ , B	R ₁ ← m[B] + R ₁
MOV R ₂ , C	R ₂ ← m[C]
ADD R ₂ , D	R ₂ ← R ₂ + m[D]
MUL R ₁ , R ₂	R₁ ← R₁ * R₂
MUL X, R ₁ , R ₂	X ← R₁ * R₂
MOV X, R ₁	X ← R ₁

• One address - (Implied addressing part) $\rightarrow P$

$$X = (A+B) + (C+D)$$

$$AC \leftarrow m[A]$$

(Accumulator)

LOAD A
ADD B
LOAD C
ADD D
MULT T
MOV X

$$\begin{aligned} AC &\leftarrow m[A] \\ AC &\leftarrow AC + m[B] \\ AC &\leftarrow m[C] \\ AC &\leftarrow AC + AC \end{aligned}$$

LOAD A
ADD B

$$\begin{aligned} AC &\leftarrow m[A] \\ AC &\leftarrow AC + m[B] \\ m[T] &\leftarrow AC \\ AC &\leftarrow m[C] \\ AC &\leftarrow AC + m[B] \\ AC &\leftarrow AC + m[T] \\ m[X] &\leftarrow AC \end{aligned}$$

• Two addresses -
(Depends on stack base)

$$X = (A+B) + (C+D)$$

TOS \rightarrow top of stack

$$\begin{aligned} PUSH A &= TOS \leftarrow A \\ PUSH B &= TOS \leftarrow B \\ ADD &TOS \leftarrow A+B \\ PUSH C &= TOS \leftarrow C \\ PUSH D &= TOS \leftarrow D \\ AND &TOS \leftarrow C+D \\ MULT &TOS \leftarrow (A+B) + (C+D) \\ POP X &m[X] \leftarrow TOS \end{aligned}$$

Op	PC = 200	R ₁ = 400	X _R = 100	AC

Address Field	200	Load to AC	Mode
	201	Addresses = 500	
	202	Not Instruction	
	399	450	
	400	700	
	500	500 $\leftarrow EA$	
	600	900	
	701	325	
	800	300	

Addressing Mode	Effective Address	Content	Comments
Direct	500H	800H	(address + memory location given) (By direct address)
Immediate	201H	500H	(In Instruction)
Indirect	800H	300H	It points to the address of the address field.
Relative	500H	305H	
Index	600H	900H	
Register	—	400H	→ Given in Register
Register Indirect	400H	700H	→ through give Register
Auto Increment	400H	700H	→ Register Indirect - after
Base Decree	399H	450H	→ Register Indirect - before
Relative \Rightarrow	$EA = PC + [IR]$ Address field. (Instruction Register)		

$$\text{Index} \rightarrow EA = XR + IR \quad (W_0 + 500)$$

$$S = A \times B + A \times C (B \times 0 + C \times 0)$$

3 Address -

Mul R ₁ , B, D	R ₁ $\leftarrow m[B] \times m[D]$
Mul R ₂ , C, D	R ₂ $\leftarrow m[C] \times m[D]$
ADD R ₁ , R ₂ , R	R ₁ $\leftarrow R_1 + R_2$
MUL R ₃ , R ₁ , A	R ₃ $\leftarrow R_1 \times m[A]$
MUL R ₄ , A, B	R ₄ $\leftarrow m[A] \times m[B]$
Add R ₃ , R ₄ , R	m[X] $\leftarrow R_3 + R_4$

0 Address -

$$AB \times 1 + A \times (B \times C \times D \times x)$$

$$AB \times 1 + ABCD \times x$$

$$AB \times ABCD \times C \times D \times x$$

PUSH A	Tos \leftrightarrow A
PUSH B	Tos \leftrightarrow B
MUL	Tos \leftrightarrow A \times B
PUSH A	Tos \leftrightarrow A
PUSH B	Tos \leftrightarrow B
PUSH D	Tos \leftrightarrow D
MUL	Tos \leftrightarrow B \times D
PUSH C	Tos \leftrightarrow C
PUSH D	Tos \leftrightarrow D
MUL	Tos \leftrightarrow C \times D
ADD	Tos \leftrightarrow (B \times D) $+ (C \times D)$
MUL	Tos \leftrightarrow A \times ((B \times D) $+ (C \times D))$
ADD	Tos \leftrightarrow (A \times B) $+ A \times ((B \times D) + (C \times D))$
POP	m[X] \leftrightarrow Tos

X

1 Address \rightarrow AXB + A \times (B \times 0 + C \times 0)

LOAD A	ACC $\leftarrow m[A]$
MUL ACC, B	ACC $\leftarrow ACC \times B$
MOV T	m[T] $\leftarrow ACC$
LOAD B	AC $\leftarrow m[B]$
MUL B	AC $\leftarrow AC \times m[B]$
MOV U	m[U] $\leftarrow AC$
LOAD C	AC $\leftarrow m[C]$
MUL C	AC $\leftarrow AC \times m[C]$
ADD U	ACC $\leftarrow AC + m[U]$
MOV V	ACC $\leftarrow ACC + m[V]$
LOAD A	ACC $\leftarrow ACC + m[V]$

An instruction is stored at location 300 with its Address field at location 301. The Address field has value 400. The previous Register Content 200. Evaluate effective —


Direct $\rightarrow 400 + 1$

Immediate $\rightarrow 301 + 1$

Relative $\rightarrow R_{1+R} + 502$

Register indirect $\rightarrow 202$


Indexed $\rightarrow 200 + 400 = 600$






Arithmatic Sum & Logical Sum

Design full adder using Decoder -

Using 16x1 MUX using NAND Gate.




	S_0	S_1	S_2	S_3	P
1	0	0	0	0	I_0
1	0	0	0	1	I_1
1	0	0	1	0	I_2
1	0	0	1	1	I_3
1	0	1	0	0	I_4
1	0	1	0	1	I_5
1	0	1	1	0	I_6
1	0	1	1	1	I_7
1	1	0	0	0	I_8
1	1	0	0	1	I_9
1	1	0	1	0	I_{10}
1	1	0	1	1	I_{11}
1	1	1	0	0	I_{12}
1	1	1	0	1	I_{13}
1	1	1	1	0	I_{14}
1	1	1	1	1	I_{15}






Find min for

Pipelining -



J4p -

Fetching (Burst)
Decoding (Decoder)
Execution (ALU)




Parallel (Supercycle)
(more than 2 MP)

$$Y = (A_i + B_i) + (C_i + D_i)$$

$i = 1, 2, 3 \dots 2) = 8 \text{ iteration}$
 $\Rightarrow 3 \text{ segments}$

No of clauses	Segments 1	Segments 2	Segment 3
	R_1, R_2, R_3, R_4	R_5, R_6	R_7
1	$A_i \ B_i \ C_i \ D_i$	—	—
2	—	$A_i + B_i$	$C_i + D_i$
3	—	—	$A_i + B_i + C_i + D_i$
	$R_0 \ R_1 \ R_2 \ R_3$	—	—



Segment 1: Pipelining assuming each unit takes 1 clock cycle and 3 inputs per stage.

N ~

Brachard

S S S

M	T	W	T	F	S
Page No.: 100	100	100	100	100	100

~~Part 2~~ →

- Kc represents total no of segments, n represents total no of iteration

$$\text{In serial} = k \times n$$

$$\text{In pipeline} = k + n - 1$$

$$\text{Setup} = \frac{k \cdot tn}{(k+n-1) \cdot tp}$$

Space Time Diagram =

$$\text{No. of task} = n = 4$$

$$\text{no. of segment} = k = 3$$

	1	2	3	4	5	6	No. of Works
1	T_1	T_2	T_3	T_4			
2		T_1	T_2	T_3	T_4		
3			T_1	T_2	T_3	T_4	
.				tp	tp	tp	

In pipeline process to complete one task $k \cdot tp$ time will consumed where k are the no of segments and t are the no of tasks.

- In pipeline process remaining $n-1$ task will perform in $(n-1) \cdot tp$ time

- The total time will consumed in pipeline process will be

$$\begin{aligned} S(t_{\text{total}}) &= k \cdot tp + (n-1) \cdot tp \\ &= k \cdot tp + (n-1) \cdot tp \\ &= (k+n-1) \cdot tp \end{aligned}$$

This much time consumed by whole pipeline process

- In non-pipeline process two complete n task $n \cdot tn$ time will consumed when the task is not segmented.

$tn > tp$ (tn time is always greater than tp)

Speed-up Ratio -

$$\text{Speed-up Ratio} = \frac{\text{Non-pipeline time}}{\text{Pipeline time}}$$

$$\text{Speed-up Ratio} = \frac{n \cdot tn}{(k+n-1) \cdot tp}$$

$$\text{Speed-up Ratio} = \frac{k \cdot tn}{(k+n-1) \cdot tp}$$

Q - A non-pipeline system takes 50 sec to process a task. The same task can be processed in a 6 segment pipeline process with a total clock cycle of 10 nsec. Find the speed of the system.

$$t_n = 50 \text{ sec}$$

$$k = 6$$

$$t_p = 10 \text{ nsec}$$

$$n = 10$$


$$\begin{aligned} \text{Speed up factor} &= \frac{50}{(6+10-1) \times 10} \\ &= \frac{50}{105} \\ &= \frac{10}{21} \end{aligned}$$

$$\text{Speed up factor} = \frac{10}{21} \approx 4.76 \text{ times faster}$$

Q - Draw space-time diagram for six segment pipeline, showing the time it takes to process 8 tasks.

$$\begin{aligned} k &= 6 \\ n &= 8 \end{aligned}$$

No. of clock = 9




Pipeline -

$$\begin{aligned} \text{Total clock cycle} &= (k+n-1) * t_p \\ \text{Total clock cycle} &= (6+8-1) * 10 \text{ nsec} \\ &= 140 \text{ nsec} \end{aligned}$$

Q - In certain, it is necessary to perform the arithmetic operation.

$$(A_i * B_i) + (C_i * D_i)$$

Specify the pipeline configuration to carry out this.



$$(A_1 + B_1) \times (C_1 + D_1)$$

M	T	W	T	F	S	S
Page No.:						
Date:						

→ The no of segment will be decide by the data will be store into registers. If we store data three times into registers that means three Segment will be used.

→ List the contain of all the register in the pipeline for iteration $i = 1 \dots 6$

	No of bits	Segment 1	Segment 2	Segment 3
1	A, B, C, D	R ₁ , R ₂ , R ₃ , R ₄	R ₅ , R ₆	R ₇
2	A, B, C, D	A ₁ , B ₁ , C ₁ , D ₁	A ₂ , B ₂ , C ₂ , D ₂	A ₃ , B ₃ , C ₃ , D ₃
3	A, B, C, D	A ₁ +B ₁ , C ₁ +D ₁	C ₁ +D ₁ , A ₂ +B ₂ , C ₂ +D ₂	A ₃ +B ₃ , C ₃ +D ₃
4	A, B, C, D	A ₁ +B ₁	C ₁ +D ₁ , A ₂ +B ₂	C ₂ +D ₂ , A ₃ +B ₃
5	A, B, C, D	A ₁ +B ₁	C ₁ +D ₁	C ₂ +D ₂
6	A, B, C, D	A ₁ +B ₁	C ₁ +D ₁	C ₃ +D ₃
7	A, B, C, D	A ₁ +B ₁	C ₁ +D ₁	C ₂ +D ₂

$$A = 8$$

$$B = 1$$

$$1 \text{ in } -1$$


$$6+5-1 = 10$$

Computer Instruction (Memory Reference Instruction)

1st format :

Memory Reference format -

It follows 16 bit instruction -



If 'I' = 0 (Direct Addressing Mode)
If I = 1 (Indirect " ")

(unique)

Opcode - "Operation code", it represent by three binary pattern (bits) these binary bits are used to store the instruction into the memory

Here the size of the address is 12 bit, the 12 bit address can access 2^{12} memory

for 2 bit -

$$\begin{aligned} &2^1 \\ &2^2 \times 2^1 = 4 \\ &4 \times 96 \\ &4 \times 16 = 64 \end{aligned}$$

To access Four thousand memory, we need 4000 unique address, where 1 address will point out 1 memory location.

12 bit addresses will be represented by 3 don't care bits in hexadeciml

1 Hexadecimal represents 4 binary

X → Don't care

- Memory Reference Instruction - Direct = I = 1

- Indirect = I = I

- first instruction - (AND)

Symbol of this instruction Hexadecimal - 000
bitwise AND operation of given address of memory location. I = 0 if I = 1

AND → (000)

0xx*x 0xxx*

- Accumulator contain logically and with the operand of given memory location and the result will be stored in accumulator. The address in the instruction can be any value so it is represent by three don't care

ADD → (001)

1xx*x 0x*x

- In this instruction accumulator of operand ADD with the operand of given memory location and the result will be stored in accumulator.

LDA (Load Acc) (100)

2xx*x A*x*x

- This instruction means Operands of given memory location copy into accumulator.

Babupat
Rajeshwari

M	T	W	T	F	S	S
Page No.:						
Date:						

8bit = 1 byte.
4bit = 1 nibble.

M	T	W	T	F	S	S
Page No.:						
Date:						

• STA (Store in mem)

" " (3xxx | Bxxx)

- Operands of accumulator will be copied into memory location, its address will be given in the instruction.

• BUN (Branch unconditional)

" " 4xxx | Cxxx

- It means this instruction change the sequence of the programme through address which is given in the instruction or condition which is not true that result of branching (to escape the instruction).

• BSA (Branch

* Save & Addition) " " 5xxx | Dxxx

Main program to call Subroutine programme from main program to write return address to memory at after BSA

- When the programme shifts from main programme to subroutine programme after execution of the subroutine the programme shifts from subroutine to routine (main) programme for returning programme need the return address, so the return address should be same at the same place.

ISR →

(Increment the value Shift In accumulator)

Direct Indirect

6xxx | Exxx

(Increment by 1 in accumulator value)

Flag → status of current situation (result).

In basic processor there are 5 flags

OF	ZF	AF	PF	CF
----	----	----	----	----

Sign flag

SF = 1 → negative → -ve if true

SF = 0 → 0 → +ve if true

→ Sign flag - After arithmetic, if the result is negative sign flag will be 1. If the result is the sign flag will be 0, after any arithmetic and logical equation operation.

→ Zero flag (ZF) → In zero flag if the result is zero zero flag will be 1, if the result is non-zero so the zero flag will be 0.

→ Auxiliary carry flag (AF) → If the carry shifts from 4 bit to 5 bit or 1 nibble to another is called auxiliary carry flag, so the AF will be 1. otherwise it is zero.

Don't is even 11

Page No.:	5
Date:	1/1/2018

Page No.:	5
Date:	1/1/2018

Parity flag

If the result have even no of ones so the parity flag will be 0 otherwise it will be 1.

Parity flag -

After the arithmetic operation if the carry generates is called. It will be stored in carry flag, so the carry flag will be 1. If the carry not generate so the carry flag will be zero.

$\alpha \quad \alpha \quad - \quad \alpha \quad - \quad \alpha \quad - \quad \alpha$

IS2 - Increment in the value of accumulator & skip increment if zero flag is one.

Types of instruction -

Register Reference Instruction:-

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Reg. operation

0 111
0000000000000000

0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000
0000000000000000

• 7 opd \rightarrow system inform task

• 0 to 6 opd \rightarrow Memory info with direct address

• 8 to 15 opd \rightarrow " if right justified

• 16 bit at most in opd \rightarrow at first 16 bit of opd will be 00000000000000000000000000000000

CLA \rightarrow

7 flag OF

Operation-

Clear the value of accumulator (reset the accumulator)

CLE \rightarrow 7400

Clear the value of Extra flag (Carry)

CMR \rightarrow 7200


Complement the value of accumulator

CME \rightarrow 7100

Complement value of Extra flag (Carry flag)


CIR \rightarrow 7080

(Circular left \leftrightarrow accumulator & E-flag)



CLL \rightarrow 7040

(Circular left \leftrightarrow accumulator & E-flag)



0 1 1 0 1 0 0 0 1 0

M	T	W	T	F	S	S
Page No.:						
Date:						

M	T	W	T	F	S	S
Page No.:						
Date:						

INC
(INC) in the
Accumulator

INC → 7020

Increment the value in accumulator by 1.

After executing the instruction the value of accumulator is 7021.

101101101110

0010100111

(increment will start from below the nib)

SPA → 7010 (Skip the next instruction if the data of accumulator is zero)
(Decision making instruction) will follow its working

SNA → 7000

(Skip the next instruction if the data of accumulator is one)

(will skip the next instruction if the nib is 1)

1011011011101010


SNOF → 210

(will skip the next instruction if the nib is 0)

1110110111101010

0100010111





- Common Bus System
- The Common Bus System is used to reduce the no of wires and Complexity of the System.






Memory after	15	14	12	11	
	1	0	work	Address	

Flow chart of Instruction Cycle



Start code



I/O open

- The program counter sends the addresses to address register.

Instruction system receives the instruction from the memory location pointed by address register. Side by side PC will be increment by 1. ($PC \leftarrow PC + 1$) (fetching)

- Instruction system set the instruction to decoder decoder decide the instruction.

D7 bit identifies the category of instruction if $D7 = 1$ then it will be I/O or register reference register if $D7 = 0$ it will be memory reference register.

further I identifies the category or I/O or register if $I = 1 \rightarrow I/O, I = 0 \rightarrow \text{register}$.

if $D_7 = 0$ at $I = 0 \rightarrow$ Indirect Addressing.
 if $D_7 = 0$ at $I = 0 \rightarrow$ Direct Address memory ref.

After the instruction will execute & Sequence counter become 0.

It means it repeat the process in ready to execute the next instruction by following the same steps.


Memory reference

OpCode	Command	Direct	Indirect
D_0	AND	0xxx	8xxx
D_1	ADD	1xxx	9xxxx
D_2	LDA	2xxx	10xxxx
D_3	S1A	3xxx	11xxxx
D_4	BIN	4xxx	12xxxx
D_5	BSA	5xxx	13xxxx
D_6	IS2	6xxx	14xxxx
D_7		7xxx	15xxxx

↳ Rel' d/s Common Bus & Instruction &


• D Control unit (Time can control)


The timing of CU is the brain of the Computer System, which generates timing and control signals, so that the processor operates the instruction timely.





Computer register

• Direct Addressing memory reference -






• Indirect Address Memory n Address -



Register and memory size -



LD → Load → To enable register to get data.

CLR → clear → To reset the data.

INR → Incremented →
by 1 bit

M	T	W	T	F	S	S
Page No.:						
Date:						

M	T	W	T	F	S	S
Page No.:						
Date:						

Micro operations of memory reference instruction

Working of timing of Control unit -

The timing cont. Control unit is used to provide the timing signals & control signals to processor.

Decoder instruction register receives the instruction from the memory location.

Instruction register send the instruction to instruction decoder, it decodes the output with the help of 3×8 Decoder and identifies the operation of the instruction. 11 to 0 bits point out the second operand memory location.

The four bits sequence counter have three inputs

- clock is used to trigger the input of
- clear it decide which micro operation will perform in which clock. It also used to synchronize all the blocks of the processor.

- Increment- It is used to increment the count value of the clock or counter.

When the instruction is performed so the Sequence Count will be zero and Sequence Counter will be preset or clear by clear signal.

Sequence Counter Signal decodes through 4×16 decoder and sign to control Logic ckt.

Control logic ckt receives the output of Sequence Count also the decoded output of the instruction.

After that Control logic circuit sent the information to ALU or Registers.

Micro operations of the Instruction -

Case-I- AND to ACCUMULATOR -

- Sequence counter is zero.
- T₀ : AR ← PC
- T₁ : IR ← m[AR], PC ← PC + 1
- T₂ : Decode operation code [014 to 12] AR ← IR[11 to 0], I ← IR[15]

• T₃ : Nothing. / Indicates this is any other operation T₃ : AR ← m[AR]

Do T₄ : DR ← m[AR]

Do T₅ : AC ← AC ∙ DR

• Perform AND OR AND microoperations.

or
Perform AND to Acc microop.

D₇ --- D₀ ← IR [14 to 12]

W	T	F	S
Page No.:			
Date:			

• Perform ADD to Acc. ADD 1xx1

T₀: AR ← PC

T₁: IR ← M[AR], PC ← PC + 1

T₂: Decode operation code IR [14 to 12], AR ← JR [11 to 0]
I ← IR [15] memory.

T₃: Nothing

D₁T₄: D₀ ← M[AR] ← I

D₁T₅: AC ← AC + DR.

• Perform LDA to Acc.

T₀: AR ← PC

T₁: IR ← M[AR], PC ← PC + 1

T₂: Decode operation code IR [14 to 12], AR ← JR [11 to 0]
I ← IR [15] memory.

T₃: Nothing / AR ← M[AR]

D₂T₄: D₀ ← M[AR]

D₂T₅: AC ← DR, SC ← 0

• Perform STA to Acc.

T₀: AR ← PC

T₁: IR ← M[AR], PC ← PC + 1

T₂: Decode operation code IR [14 to 12], AR ← IR [11 to 0]
I ← IR [15] memory.

T₃: Nothing / AR ← M[AR].

PC is zero for day 2 (skip the instruction)

M	T	W	T	F	S
Page No.:					
Date:					

D₃T₄: DR ← M[AR]

D₃T₅: AC ← M[DR]

• Perform BN to Acc.

To : AR ← PC

T₁: IR ← M[AR], PC ← PC + 1

T₂: Decode operation code IR [14 to 12], AR ← IR [11 to 0]
I ← IR [15] memory.

T₃: Nothing / AR ← M[AR]

D₄T₄: M[AR] ← PC, PC ← AR, SC ← 0
D₄T₅: Nothing

• Perform BSA to Acc. ←

To : AR ← PC

T₁: IR ← M[AR], PC ← PC + 1

T₂: Decode operation code IR [14 to 12],
AR ← IR [11 to 0], I ← IR [15] memory.

T₃: Nothing / AR ← M[AR]

D₅T₄: M[AR] ← PC, PC ← AR + 1

D₅T₅: M[AR] ← PC, PC ← AR.

Main Subroutine

else if Y == 1 then

end if


end if

end if

Top Function

D₅T₄: m[SP] ← PC

D₅T₅: PC ← AR



Increment the value of accumulator by last 4 bits of instruction at $2F - 1$

Perform ISZ to AC

T₀: $AR \leftarrow PC$

T₁: $IR \leftarrow M[AR]$, $PC \leftarrow PC + 1$

T₂: $D_7 - D_0 \leftarrow IR[14:0]$, $AR \leftarrow IR[11:00]$
 $I \leftarrow IR[15]$

T₃: Nothing

T₄: $DR \leftarrow M[AR]$

T₅: $DR \leftarrow DR + 1$ if $PC < PC + 1$ (it is not performed by the CPU)

T₆: $M[AR] \leftarrow DR$

ROTATING

I/O Instruction

- INP $\rightarrow f800$ → Accumulator get data from I/O device
- OUT $\rightarrow f400$ → Result Show or send data to I/O register
- SKI $\rightarrow f200$ → Skip if the I/O flag is 1.
- SKO $\rightarrow f100$ → Skip if the O/P flag is 0.
- IEN $\rightarrow f080$ → If I/O are Enable IEN = 1
- IOF $\rightarrow f040$ → If I/O are Discrete IOCN = 0
(Interrupt flag)
- JMP $\rightarrow f800$ → AC $\leftarrow INPR$

- $AC_7 - AC_0 \leftarrow$ Data received I/O signal is 8 bit but 16 bit
- $AC_{15} - AC_8 \leftarrow$ Not data received

$D_7 \rightarrow [D_7, I_T_3] \Rightarrow PB_{11}$ (11 bit is o/n)

$AC_7 - AC_0 \leftarrow INPR$

• OUT $\rightarrow f400$

$D_7, I_T_3 :$ OUTR $\leftarrow AC_7$ to AC_0
 $PB_{10} :$ OUTA $\leftarrow AC_7$ to AC_0

• SKI $\rightarrow f200$

$AC_7 - AC_0 \leftarrow INPR$; $f61 = 0$
(Skip if $f61$ will be 0)

• SKO $\rightarrow f100$

$AC_7 - AC_0 \rightarrow OUTR$; $f60 = 1$
[Skip if $f63 = 1$]

27-VI-2021


M	T	W	T	F	S	S
Page No.:		Date:				

Memory 27-VI-2021

M	T	W	T	F	S	S
Page No.:		Date:				

MEMORY HIERARCHY

Memory Hierarchy - 1



SRAM	DRAM
Static Random Access memory	Dynamic Random Access memory
(flip-flop) faster	(Computer chips & Drives) Slow

- Secondary are Slow + the Primary. (Depends on Main memory) → because as compare to cache & chip operated memory.

M	T	W	T	F	S	S
Page No.:						
Date:						


Scanned by CamScanner

- Secondary storage are chip the programme.
- Cost per bit is less.
- User requirement is the memory should be faster as compare to storage memory (secondary).
- Bulk data is stored into secondary storage, its some part will come into the RAM & the RAM its some part will come in the cache memory.
- The buses are slower as compare to speed of the processor so to match up the speed processor take the information from L1 cache because L1 cache is the part of the processor, so it does not need buses.
- The processor is faster enough shows it fetch the information from L1 cache of memory, fetch the information from Level 1 cache to Level 1 cache collect the information from Level 2 cache then from RAM.
- RAM fetch the information from Secondary Storage. So this the need of bootstrapping.
- ROM fetch the OS & store the programme for them which processor fetch the OS from Secondary Storage, after installing the OS the Computer System is ready to operate.
- Those types of memory depend on power supply like L2 Cache & RAM so the data will be lost when the supply will be off are called volatile memory.
- Opposite are called non-volatile memory.
- ROM is non-volatile memory so the primary programme of Computer system will store into the ROM.
- This primary programme is called BIOS.
- SRAM (cache memory) is faster in a that why the processor operate with the cache.
- but the Secondary storage are very slow that why they are for enough for enough.

Connection of memory to CPU

- Let say we need 512 bytes of RAM but the chips have 128 bytes of RAM.

- 2x4 Decoder will be used to Select particular RAM



- Cs₂ pin is used to Select Either RAM or ROM
if D₁₀ bit will be 0, So all RAM's are selected
if D₁₀ bit is 1 ROM is selected

- Cs₁ → which Ram.

0-8

Q13

Q10

① 2048

128

= 16 chips -

2⁴

②

Q11

= ⑪ Address line

$$128 = 2^7 = 7 \text{ bits}$$

11-8 = 4 chip for decoder for selecting
used to select the chip.

11 address line are required to access 2048 bytes
of memory.

7 address line are required to access 128 bytes
of memory.

4x16 Decoder.

Q15

Q12

$$\frac{4096}{128} = 32 \text{ RAM.}$$

$$\frac{4096}{512} = 8 \text{ ROM chip}$$

4096 = 2¹² = 12 common address line + 1 line
to select RAM + ROM
= 13 address lines are required hence.

16 → 13 | 12 11 10 9 8 7 6 5 4 3 2 1

RAM

| 0

RAM

| 0

RAM

| 0

× 5 × 32 byte → x x x x x x x

RAM | 0000 - 0FFF | 1000 - 1FFF | 15 bit of a
chip selection

chip selection

If n are the no. of address lines of the RAM $\Rightarrow n+1$ address lines will represent either the RAM is reading or RAM is selecting.

If the MSB of $n+1$ address will be 0 so the RAM will select if 1 RAM is reading

Comment by CS2

Q-3

$$\text{RAM} = 256 \times 8 = 2^8 = 8$$

$$\text{ROM} = 1024 \times 8 = 2^{10} = 10$$

$$2048 \rightarrow \text{RAM}, \frac{2048}{256} = 8 \text{ chips} = 2^3$$


$$4096 \rightarrow \text{ROM} = \frac{4096}{1024} = 4 \text{ chips} = 2^2$$

$$\text{Interface} = 4 \times 4 = 16 \text{ registers} = 16 = 2^4$$

$$\begin{array}{|c|c|} \hline \text{RAM} & 00 \\ \hline \text{ROM} & 01 \\ \hline \text{Inpt} & 10 \\ \hline \end{array}$$

CPU Connected with Primary memory

Cache Memory



• Associative memory -

1. Indexing

2. Access time is high

3. Hit ratio reduced.

4. Data also stored address. (both data & address stored)

• Direct mapping -

1. Latency miss

2. Same address hit.

• Indexing -

• Indirect address must same but tag address is not same.
Correlation
new row.


• Hit ratio is reduced. (Compensation).

• Access only 1 data at a time (driven)

6

Tag	Block	Void
-----	-------	------

Index



Writeback } block

$$\text{Clock} = 100\text{ns}$$

$$\text{Main} = 1000 \text{ ns}$$

$$80\% \rightarrow \text{Read} = 0.8$$

$$20\% \rightarrow \text{write} = 0.2$$

$$\text{hit ratio} \rightarrow 0.9$$

- Optional replacement depends upon future pages that page will come later will be replaced by another page.

