

# SECTION 1 — UVM BASICS

---

## 1 What is UVM? Why do we use it?

UVM (Universal Verification Methodology) is a SystemVerilog class library used to build structured, reusable, and scalable testbenches.

We use UVM because:

- It provides a standard architecture
- Enables reuse (IP → SoC)
- Supports randomization & coverage
- Helps create layered, modular TBs
- Makes debugging easier with phases, factory, reporting

## 2 Difference between SystemVerilog TB and UVM TB?

SV TB	UVM TB
Procedural	Class-based
Manual wiring	Standard architecture
No reuse	Highly reusable
No phases	Has phases
Stimulus is ad-hoc	Stimulus via sequences

### ③ What are the main components of a UVM Testbench?

- Sequence item (transaction)
- Sequence
- Sequencer
- Driver
- Monitor
- Agent
- Scoreboard
- Environment
- Test

### ④ What is a UVM Agent?

An agent bundles driver + sequencer + monitor for a particular interface.

Types:

- Active agent → drives + monitors
- Passive agent → monitors only

### ⑤ What is the difference between `uvm_object` and `uvm_component`?

uvm_object	uvm_component
Lightweight	Heavy (has phases)
No hierarchy	Has hierarchy
No build/connect phases	Has all phases
Created by <code>create()</code>	Created inside <code>build_phase</code>

Used for:

- **object:** sequences, transactions, configs
- **component:** env, agent, scoreboard, driver, monitor



## SECTION 2 — UVM PHASES

---

### 6 What are the main UVM phases?

Build phase → create components  
 Connect phase → connect TLM ports  
 Run phase → time-based simulation  
 Extract phase → gather stats  
 Check phase → ensure no errors  
 Report phase → final report

### 7 What do you do in each phase?

- build → create components
- connect → TLM connections

- run → stimulus, driving, sampling
- check → final checks
- report → summary

## 8 Why is objection used in run\_phase?

To keep the simulation alive.

```
phase.raise_objection(this);  
// stimulus  
phase.drop_objection(this);
```

## ✓ SECTION 3 — CONFIGURATION DATABASE

---

## 9 Why do we use uvm\_config\_db?

To pass configuration items without hardcoding paths.

## 10 Difference between set() and get()?

- `set()` → write value into DB
- `get()` → read the value

## 11 What happens if get() fails?

You usually call:

```
`uvm_fatal("CFG", "Failed to get config")
```

Simulation stops.

## ✓ SECTION 4 — UVM FACTORY & OVERRIDES

---

### 12 What is the UVM factory?

A mechanism to create objects indirectly using type IDs.

Allows component substitution without modifying TB code.

### 13 What is type override?

Replace all instances of a type:

```
factory.set_type_override_by_type(old::get_type(), new::get_type());
```

### 14 What is instance override?

Replace only a specific component instance:

```
factory.set_inst_override_by_type(old::get_type(), new::get_type(),  
    "env.agent.drv");
```

### 15 Why does UVM use macros like `uvm_component_utils`?

Registers the component with factory

Enables printing, copying, comparing, packing

## ✓ SECTION 5 — SEQUENCES & DRIVERS

---

### 16 What is a `uvm_sequence_item`?

A transaction object describing stimulus fields.

Example:

```
class pkt extends uvm_sequence_item;
  rand bit [7:0] data;
endclass
```

### 17 How does a sequence communicate with a driver?

Using TLM ports:

- Driver uses `seq_item_port`
- Sequencer uses `seq_item_export`

### 18 Describe the sequence → driver handshake

1. Sequence creates item
2. `start_item()`
3. Randomize
4. `finish_item()`
5. Driver receives it using `get_next_item()`
6. Drives DUT
7. Calls `item_done()`

19 What is the difference between `uvm_do` and `start_item/finish_item`?

<code>uvm_do</code>	<code>start_item</code> / <code>finish_item</code>
---------------------	--

Legacy macro	Modern, preferred
--------------	-------------------

Less readable	Explicit control
---------------	------------------

Not recommended	Recommended
-----------------	-------------

20 What is a virtual sequencer?

A sequencer that holds handles to multiple sequencers (e.g., APB + UART). Used in SoC & subsystem verification.

21 What is a virtual sequence?

A sequence that runs on a virtual sequencer to coordinate multiple sequences.

```
fork
  apb_seq.start(vseqr.apb_seqr);
  uart_seq.start(vseqr.uart_seqr);
join
```

22 What are layered sequences?

Sequences controlling other sequences, used for advanced scenarios.

## ✓ SECTION 6 — TLM (TRANSACTION LEVEL MODELING)

---

### 23 Types of TLM ports in UVM?

- `get, put, peek`
- `analysis_port`
- `analysis_export`
- `analysis_imp`
- `seq_item_port`

### 24 What is an analysis port?

A broadcast port (one-to-many)

Used by monitors to send transactions:

```
ap.write(tr);
```

### 25 What is `uvm_analysis_imp`?

Scoreboard implements:

```
function void write(tr);
```

### 26 Why is monitor passive?

It never drives signals, only observes.

It samples DUT pins, creates transactions, sends through analysis port.





## SECTION 7 — SCOREBOARD

---

### 27 What is the role of a scoreboard?

To check DUT correctness by comparing:

- Expected transactions
- Actual transactions

### 28 How do you get expected vs actual data?

Expected → from input monitor

Actual → from output monitor

### 29 What is a reference model?

Golden model used to compute expected outputs.

Example: Predict FIFO behavior with a SystemVerilog queue.

### 30 When do you use `uvm_tlm_analysis_fifo`?

When the monitor produces data at different rate than scoreboard consumes.



## SECTION 8 — COVERAGE

---

### 31 What is functional coverage?

A coverage metric that checks whether all functional scenarios were tested.

### 32 Types of coverage

- Covergroup
- Coverpoint
- Cross coverage
- Transition bins

### 33 Where do we put covergroups?

- Inside monitor (typical)
- Inside subscriber

### 34 What is code coverage?

Coverage of RTL code structure (statements, branches, toggles).

Difference:

- Code coverage → checks DUT code exercised
- Functional coverage → checks verification plan completion



## SECTION 9 — UVM REGISTER MODEL (RAL)

---

### 35 Why use RAL?

To model DUT registers in SystemVerilog so test can do:

```
reg_model.my_reg.write(status);
```

### 36 What are main components of RAL?

- uvm\_reg
- uvm\_reg\_block
- uvm\_reg\_adapter
- uvm\_reg\_predictor

### 37 What is a register adapter?

Converts RAL read/write into bus transactions (APB, AXI).

### 38 What is predictor?

Updates the mirror value of registers when DUT changes them.

## ✓ SECTION 10 — MULTIPLE AGENTS / MULTI-UVC

---

### 39 How do you integrate multiple agents?

Example: UART + FIFO → connect both monitors to scoreboard:

```
uart_agt.mon.ap.connect(sb.uart_imp);  
fifo_agt.mon.ap.connect(sb.fifo_imp);
```

### 40 How do you write a reusable env?

By parameterizing agents  
Using config DB  
Factory overrides

## ✓ SECTION 11 — TEST LAYER

---

### 41 What is a base test?

Creates environment  
Applies configurations  
Runs default sequences

### 42 What are derived tests?

Extend base test and customize behavior

### 43 How do you start a sequence from test?

```
seq.start(env.agt.seqr);
```

#### 44 Why does test need objections?

To keep simulation alive while sequences run.

---

## SECTION 12 — VIRTUAL INTERFACES

---

#### 45 Why do we need virtual interfaces?

To pass physical interface handles to UVM components (drivers, monitors).

#### 46 How to pass virtual interface?

Top:

```
uvm_config_db#(virtual my_if)::set(null, "", "vif", if_hdl);
```

Driver:

```
uvm_config_db#(virtual my_if)::get(this, "", "vif", vif);
```

## SECTION 13 — REPORTING & DEBUGGING

---

#### 47 What are reporting macros?

- `uvm_info`
- `uvm_warning`

- `uvm_error`
- `uvm_fatal`

#### 48 What is verbosity?

Controls how much log prints:

- `UVM_LOW`
- `UVM_MEDIUM`
- `UVM_HIGH`
- `UVM_FULL`

Set by:

`+UVM_VERBOSITY=UVM_HIGH`



## SECTION 14 — MISCELLANEOUS

---

#### 49 What is RAL mirror?

Software copy of DUT register values.

#### 50 What is factory override priority?

Instance override has higher priority than type override.