



Express-BASE7 R3.1 Rev.A1

COM-Express Base Board
PICMG COM.0 Rev 3.1

PCB Size : 304.8 mm x 243.84 mm
(12000mils x 9600mils)

ADLINK P/N : 77109-0A10-A0

Block Diagram




Page

01	Cover Page & BLOCK Diagrams	29	BMC_COM2
02	Power Distribution	30	BMC_LAN_RTL8211FI
03	SMBUS/I2C/CLK Distribution	31	BMC_ADC & FAN
04	Power design(Power ON)&REST	32	BMC_SPI ROM & I2C EEPROM
05	Power design(Power Off)	33	BMC_Misc
06	Power design(S3)	34	BMC_RSTBTN & Thermal IC
07	Power	35	P12V (LMS176)
08	COM Express Connector	36	P5VSB_B/P3V3 (LM25143)
09	Module series port	37	3V5SB (MP2145)
10	SATA	38	1V8SB (TPS62A02A)
11	USB3.0 & USB3.0 HUB	39	1V2SB (TPS62A02A)
12	USB3.0 Gen2_1'2		
13	Giga LAN_2.5G&USB3.1 Gen2		
14	USB3.0_Rear IO		
15	Giga LAN_1G & USB3.1 GEN2		
16	Clock Buffer		
17	PCI EXPRESS x4		
18	PCI EXPRESS x8		
19	Clock Buffer_PEG		
20	PCI EXPRESS x16		
21	10G_KR		
22	PCI_E_MUX & USB_F panel & E		
23	External BIOS& SPI connector		
24	Module FAN & PCA9535		
25	I2C Eeprom_LPC, Post Code LED		
26	Misc & GPIOs		
27	BMC_CONN		
28	BMC_VGA & COM1		

ATX Power Supply
4 pin 12V connector

ATX Power Supply
24 pin connector

Thermaltake
Smart BM2 550W



COM Express Module

ROW CD Connector

VCC_12V @6A

ROW AB Connector

VCC_12V @6A
VCC_5V_SBY @2A

P12V
P3V3
3V3SB

PCIEX4 *2
2.1A => 4.2A
3A => 6A
0.375A => 1.5A

P12V
P3V3
3V3SB

PCIEX8 *1
2.1A
3A
0.375A

P12V
P3V3
3V3SB

PCIEX16 *1
5.5A
3A
0.375A

P12V
5VCC_SB
3V3SB

KR SLOT
5A
2A
2A

3V3SB
1V2SB

USB_HUB
1A
1.5A

P3V3

SPI Flash
0.03A

P3V3

USB redriver *4
0.2A => 0.8A

5VCC_SB
Load switch
VBUS

USB 3.0 CONN
1A * 4 => 4A

5VCC_SB
Load switch
VBUS

TYPE E & F panel
1.5A * 4 => 6A

P12V
3V3SB
1V8SB

BMC CONN
2A
3A
0.5A

P12V

FAN *5
1A => 5A

P5V

SP339EER1
1A


P3V3
3V3SB


Clock Buffer
1A
1A

3V3SB

RTL8211FI-VD-CG
1.5A


COM Express Module












RS232 from module




TX0 / RX0




TX1 / RX1




SATA [0:1]








ADLINK TECHNOLOGY INC.
No. 66, Huaya 1st Rd. Guishan Dist.,
Taoyuan City 333411, Taiwan
Tel : +886-3-216-5088
FAX: +886-3-382-5706
<http://www.adlinktech.com>






Title		
SATA		
Size	Document Number	Rev
A4	Express-BASE7 R3.1	A1
Date:	Monday, December 30, 2024	Sheet 10 of 39









Giga LAN (2.5G)_RJ45+USB3.1 Gen2






USB[0:1]



Emitting Color	λ_p (nm)	V_f @ $I_f=20\text{mA}$	I_r @ $V_r=5\text{V}$
Green	570	1.7 ~2.6 V	10 μA max.
Orange	605	1.7 ~2.6 V	10 μA max.
Yellow	588	1.7 ~2.6 V	10 μA max.




Giga LAN (1G)_RJ45+USB3.1 Gen2






Emitting Color	Ap (mm)	V _F @I _F =20mA	I _F (V _F =5V)
Green	570	1.7 ~ 2.6 V	10μA max.
Orange	605	1.7 ~ 2.6 V	10μA max.
Yellow	588	1.7 ~ 2.6 V	10μA max.


The WAKE# signal is an open drain, active low signal that is driven low by a PCI Express component to reactivate the PCI Express slot's main power rails and reference clocks.




PCI Express Hot-Plug controller detects





PCIE X4 SMT GEN4 SLOT : 61-L1000-0640






PCIE SLOT Power 3.3V CAP




PCIE X4 SMT GEN4 SLOT : 61-L1000-0640




PCIE SLOT Power 12 V CAP




61-L1002-0980




PRSNT2_PCIE8_15_0 R969 0ohm +-1% PRSNT2_PCIE8_15_1 R970 0ohm +-1% PRSNT2_PCIE8_15_2 R971 0ohm +-1% >>>OE_3# 16

		ADLINK TECHNOLOGY INC. No. 66, Huaya 1st Rd. Guishan Dist., Taoyuan City 333411, Taiwan Tel : +886-3-216-5088 FAX: +886-3-382-5706 http://www.adlinktech.com	
		Title Audio_1_ALC888	
Size B	Document Number Express-BASE7 R3.1		Rev A1
Date:	Monday, December 30, 2024		Sheet 18 of 39



1. C1 PEG1 Change to SMD x16 slot => 61-L1521-1640






Power Rail	x1 Connector	x16 Connector
+3.3V		
Voltage tolerance	9%	9%
Supply Current	3.0 A	3.0 A
Capacitive Load	1000 uF	1000 uF
+12V		
Voltage tolerance	8%	8%
Supply Current	0.5 A	4.4 A
Capacitive Load	300 uF	2000 uF
+3.3Vaux		
Voltage tolerance	9%	9%
Supply Current		
Wakeup Enabled	375 mA	375 mA
Non-wakeup Enabled	20 mA	20 mA
Capacitive Load	150 uF	150 uF
	25 W	60 W

The power supply rails available at the PCI Express connectors, based on the number of PCI Express lanes supported by the connectors.


Power Rail	10 W Slot	25 W Slot	150W-ATX Power Connector	75 W Slot
+3.3V				
Voltage tolerance	± 9% (max)	± 9% (max)	N/A	± 9% (max)
Supply Current	3.0 A (max)	3.0 A (max)		3.0 A (max)
Capacitive Load	1000 µF (max)	1000 µF (max)		1000 µF (max)
+12V				
Voltage tolerance	± 8%	± 8%	+5% / -8% (max)	± 8%
Supply Current	0.5 A (max)	2.1 A (max)		5.5 A (max)
Capacitive Load	300 µF (max)	1000 µF (max)	6.25 A (max)	2000 µF (max)
+3.3Vaux				
Voltage tolerance	± 9% (max)	± 9% (max)	N/A	± 9% (max)
Supply Current				
Wakeup Enabled	375 mA (max)	375 mA (max)		375 mA (max)
Non-wakeup Enabled	20 mA (max)	20 mA (max)		20 mA (max)
Capacitive Load	150 µF (max)	150 µF (max)		150 µF (max)


1. The maximum current slew rate for each add-in card shall be no more than 0.1 A/μs.
2. Each add-in card shall limit its bulk capacitance on each power rail to less than the values shown in Table 4-1.
3. System boards that support Hot-Plug add-in cards shall limit the voltage slew rate so that the inrush current on each rail shall not exceed the specified maximum current. This is calculated by the equation $dV/dt = I/C$, where:
 - I = maximum allowed current (A)
 - C = maximum allowed bulk capacitance (F)
 - dV/dt = maximum allowed voltage slew rate (V/s)
4. The maximum voltage variation between +12V inputs is 1.92 V.








Note. For VR7 10G BaseT LAN function,
Please connect MDIO1 & MDC1 signals to 10G CONN
1.short-circuit TP121 and TP110
2.short-circuit TP120 and TP109





ADLINK TECHNOLOGY INC.
No. 66, Huaya 1st Rd, Guishan Dist.,
Taoyuan City 333411, Taiwan
Tel: +886-3-216-5088
FAX: +886-3-382-5706
http://www.adlinktech.com

Title 10G_KR		
Size A3	Document Number Express-BASE7 R3.1	Rev A1
Date:	Monday, December 30, 2024	Sheet 21 of 39



PCB CO-LAYOUT

Diagram 1: Shows a layout with components L30, H2, L31, H1, and L32. Labels: E_LBRM1 CN, E_LBRM2 CN.

PCB CO-LAYOUT

Diagram 2: Shows a layout with components L31, H2, L32, H1, and L33. Labels: E_LBRM1 CN, E_LBRM2 CN.

PCB CO-LAYOUT

Diagram 3: Shows a layout with components L32, H2, L33, H1, and L34. Labels: E_LBRM1 CN, E_LBRM2 CN.

PCB CO-LAYOUT

11 U3_HUB_P1_TXP2_C >> E_USB_HOST_DP_ON

12 U3_HUB_P1_TXN2_C >> E_USB_HOST_DM_ON



13 U3_HUB_P1_TXN2_C >> E_USB_HOST_DM_ON

PCB CO-LAYOUT


11 U3_HUB_P1_RXP2_C << E_USB_SOPRDN_ON

12 U3_HUB_P1_RXN2_C << E_USB_SOPRDN_ON



13 U3_HUB_P1_RXN2_C << E_USB_SOPRDN_ON



SPI select (High:Module, Low:BMC)




FM_PCH_SPI_BMC_CTRL_N		SPI From
H (Default)	B	Module
L	A	BMC



ADLINK TECHNOLOGY INC.
No. 66, Huaya 1st Rd, Guishan Dist.,
Taoyuan City 333411, Taiwan
Tel: +886-3-216-5088
FAX: +886-3-382-5706
http://www.adlinktech.com


Title External BIOS & SPI connector		
Size A3	Document Number Express-BASE7 R3.1	Rev A1
Date: Monday, December 30, 2024	Sheet 23	of 39

SLEEP BTN







LID BTN


Type 6 Add



FAN(from module)



I2C EEPROM



SW1 I2C EEPROM U36	
1-8	A2_ON (LOW)
2-7	A1_OFF (High)
3-6	A0_ON (LOW)

Address: A4h






Figure 22. Pca9535 Address

Table 2. Address Reference



INPUTS			I ² C BUS SLAVE ADDRESS
A2	A1	A0	
L	L	L	32 (decimal), 20 (hexadecimal)
L	L	H	33 (decimal), 21 (hexadecimal)
L	H	L	34 (decimal), 22 (hexadecimal)
L	H	H	35 (decimal), 23 (hexadecimal)
H	L	L	36 (decimal), 24 (hexadecimal)
H	L	H	37 (decimal), 25 (hexadecimal)
H	H	L	38 (decimal), 26 (hexadecimal)
H	H	H	39 (decimal), 27 (hexadecimal)

Debug Header (LPC / ESPI)

Reference Spec.
Installable LPC Debug Module Design Guide



1st: PARA 83-30111-0700 (13.5NT)
2nd: LIGITEK 83-31541-0700 (14NT)



Slave Address:27h
ForCarrier Board using.

Renew table

N O	P07	P06	P05	P04	P03	P02	P01	P00	HEX
0	1	1	1	1	0	1	1	0	F6
1	0	0	0	1	0	1	0	0	14
2	1	1	1	0	0	1	0	1	E5
3	1	0	1	1	0	1	0	1	B5
4	0	0	0	1	0	1	1	1	17
5	1	0	1	1	0	0	1	1	B3
6	1	1	1	1	0	0	1	1	F3
7	1	0	0	1	0	1	0	0	94
8	1	1	1	1	0	1	1	1	F7
9	1	0	1	1	0	1	1	1	B7
A	1	1	0	1	0	1	1	1	D7
b	0	1	1	1	0	0	1	1	73
c	1	1	1	0	0	0	1	0	E2
d	0	1	1	1	0	1	0	1	75
E	1	1	1	0	0	0	1	1	E3
F	1	1	0	0	0	0	1	1	C3
N O	P07	P06	P05	P04	P03	P02	P01	P00	HEX

- Each I/O must be limited externally to a maximum of 25 mA, and each octal (P07 - P00 and P17 - P10) must be limited to a maximum current of 100 mA, for a device total of 200 mA.
- The total current sourced by all I/Os must be limited to 160 mA (80 mA for P07 - P00 and 80 mA for P17 - P10).



ADLINK TECHNOLOGY INC.
No. 66, Huaya 1st Rd Guishan Dist.,
Taoyuan City 333411, Taiwan
Tel: +886-3-216-5088
FAX: +886-3-382-5706
http://www.adlinktech.com

Title: I2C Eeprom, LPC, Post Code LED


Size: A3 Document Number: Express-BASE7 R3.1 Rev: A1

Date: Monday, December 30, 2024 Sheet: 25 of 39

Misc.




JP9	5VSB LED
1 - 2	ATX 5VSB
2 - 3	None




OE# (SUS_S3J)	A (SUS_S4J)	Output Y
L	H	H
L	L	L
H	X	Z


PP_TPM



PP_TPM	
Hight	ON
Low	OFF




BUZZER




I2C

I2C BUFFER




SMBus

SMBus BUFFER



Module GPIOs



P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB

P3V3_IPMB


P3V3_IPMB

P3V3_IPMB


P3V3_IPMB





File	Misc. & GPIOs & SD CARD	Rev	A1
Size	Document Number	Express-BASE7 R3.1	
Date	Monday, December 30, 2024	Sheet	26 of 39




VGA



BMC UART1






BMC_COM1 =>RS232 / RS485 /RS422



Note. The pins MODE0 , MODE1 of SP339 is 5V level signal And GPIO signal of BMC is 3.3V level.
If you want to control the working mode of SP339 by Adding signals level shift circuit is necessary.

JP10 & JP11	RS232/RS422/RS485 Select	
	JP10	JP11
RS-232	1-2	2-3
RS-485	2-3	1-2
RS-422	1-2	1-2

	MODE1	MODE0
RS-232	0	1
RS-485	1	0
RS-422	1	1



JP12 & JP13 UART SOL Select		
	JP12	JP13
SOL Function default	1-2	1-2
Module RS232	2-3	2-3

1-2 SOL Function default
2-3 Module RS232



8.5 Truth Tables

Table 1. TMUX1274 Truth Table



INPUTS		Selected Source Pins Connected To Drain Pins (Dx)
EN	SEL	
0	0	S1A connected to D1 S2A connected to D2 S3A connected to D3 S4A connected to D4
0	1	S1B connected to D1 S2B connected to D2 S3B connected to D3 S4B connected to D4
1	X ⁽¹⁾	H-Z (OFF)

(1) X denotes don't care.


1-2 SOL Function default
2-3 BMC RS232




BMC UART2









RS232 from BMC UART2




PCB Text => COM1 Port 0








I2C EEPROM




















SW2 I2C EEPROM_U75	
1-8	A2_OFF (High)
2-7	A1_ON (LOW)
3-6	A0_ON (LOW)

DIP SW-4P-DHNF-04-T-Q-T/R
SW2




Address: A8h



Package	Device Type Identifier				Hardware Client Address Bits			R/W Select
	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
SOIC, TSSOP, UDFN, VFBGA	1	0	1	0	A2	A1	A0	R/W




BMC_RST_BTN



ADDR Pin	Device Address
Ground	1001 000 (95b)
VDD	1001 001 (92b)
SDA	1001 010 (94b)
SCL	1001 011 (95b)


Power Source

Input ----->
8.5V~19V
23.53A@Vin=8.5V, eff90%
10.53A@Vin=19V, eff90%




EN LM5176 POWER SEQUENCE

- 1. VIN
- 2. VCC (internal LDO)
- 3. EN
- 4. Output
- 5. PG




PG



P12V (LM5176)

P12V VR Schematic Description
Vin Range = 8.5~19 V
Vout = 12V
Imax = 15A
Istep= 7.5A
OCP=20A
Soft-Start Time = 7.5mS
Switching Frequency =277kHz





ADLINK TECHNOLOGY INC.
No. 66, Huayin 1st Rd.,
Guishan, Taoyuan City, Taiwan
TEL:+886-3-216-0888
FAX:+886-3-216-0706
http://www.adlinktech.com




Title			
P_+12V_A(LM5176)			
Size	Document Number	Rev	A1
A2	Express-BASE7.R3.1		
Date:	Monday, December 30, 2020	Sheet	35 of 39

Power Source

Input ----->
8.5V~19V
5V
7.355A@Vin=8.5V, eff96.23%, PD_H=0.799W, PD_L=0.387W
3.297A@Vin=19V, eff96.02%, PD_H=0.764W, PD_L=0.546W
3V3
7.373A@Vin=8.5V, eff95.11%, PD_H=0.523W, PD_L=0.351W
3.358A@Vin=19V, eff94.43%, PD_H=0.734W, PD_L=0.423W



EN LM25143 power sequence
1. VIN
2. VCC (Internal 5V LDO/VCCX)
3. EN1/EN2
4. Output
5. PGOOD



No.	Freq setting	Rt select	Freq actual
1	200kHz	110k	200.0kHz
2	220kHz	100k	220.0kHz
3	225kHz	97.6k	225.4kHz
4	250kHz	88.7k	248.0kHz
5	270kHz	82.5k	266.7kHz
6	300kHz	73.2k	300.6kHz
7	310kHz	71.5k	307.7kHz
8	350kHz	63.4k	347.0kHz
9	360kHz	60.4k	364.2kHz
10	400kHz	54.9k	400.7kHz
11	440kHz	49.3k	440.9kHz
12	450kHz	48.7k	451.8kHz
13	470kHz	46.4k	474.1kHz
14	500kHz	44.2k	497.7kHz


P5VSB_B/ P3V3 (LM25143)

PVS5B_B Specification:
Vout: 5.00V
Imax: 11A
Slew Rate: 2.5A/uS
TOBI: ~ 5.0%
Switching Frequency per Phase: 266.7kHz

P3V3 Specification:
Vout: 3.30V
Imax: 18A
Slew Rate: 2.5A/uS
TOBI: ~ 5.0%
Switching Frequency per Phase: 266.7kHz

LM25143
Dual Synchronous Buck Controller With Low IQ
VIN range 3.5~42V
Dual-channel or single-output multiphase
Output: fixed 3.3V, 5V, or adjustable 0.6V to 36V
TOBI: ~ 5.0%
VQFNFP 6*6mm
JA=34.8degC/W

LM5143
Dual Synchronous Buck Controller With Low IQ
VIN range 3.5~65V
Dual-channel or single-output multiphase
Output: fixed 3.3V, 5V, or adjustable 0.6V to 55V
VQFNFP 6*6mm
JA=34.8degC/W



No.	Freq setting	Rt select	Freq actual
1	200kHz	110k	200.0kHz
2	220kHz	100k	220.0kHz
3	225kHz	97.6k	225.4kHz
4	250kHz	88.7k	248.0kHz
5	270kHz	82.5k	266.7kHz
6	300kHz	73.2k	300.6kHz
7	310kHz	71.5k	307.7kHz
8	350kHz	63.4k	347.0kHz
9	360kHz	60.4k	364.2kHz
10	400kHz	54.9k	400.7kHz
11	440kHz	49.3k	440.9kHz
12	450kHz	48.7k	451.8kHz
13	470kHz	46.4k	474.1kHz
14	500kHz	44.2k	497.7kHz

No.	VOUT1	VOUT2	MODE	FB1	FB2	EA gn
1	5V	5V	AGND	AGND	AGND	1200uS
2	3.3V	3.3V	AGND	VDDA	VDDA	1200uS
3	3.3V	5V	AGND	VDDA	VDDA	1200uS
4	5V	3.3V	AGND	AGND	VDDA	1200uS
5	5V	5V	10k to AGND	AGND	AGND	60uS
6	3.3V	3.3V	10k to AGND	VDDA	VDDA	60uS
7	3.3V	5V	10k to AGND	VDDA	VDDA	60uS
8	5V	3.3V	10k to AGND	AGND	VDDA	60uS
9	5V	5V	10k to AGND	AGND	VDDA	60uS
10	Adjust	Adjust	10k to AGND	Adjust	Adjust	60uS

No.	DEMS	FFPM/DEM
1	VDDA	FFPM
2	AGND	DEM
3	External clock	FFPM

No.	VOUT1	VOUT2	MODE	FB1 (Slave)	FB2 (Slave)
1	5V	VDDA	AGND	AGND	AGND
2	3.3V	VDDA	VDDA	AGND	AGND
3	Adjust	VDDA	VDDA	Adjust	AGND

No.	DEMS	FFPM/DEM
1	VDDA	FFPM
2	AGND	DEM
3	External clock	FFPM

No.	Controller	Phase	Vin Range	Control Method	Gate Driver	SynC Output	EMI Mitigation	SIZE
1	LM25141	Single	3.8V to 42V	Peak Current mode	5V	N/A	SR Control, TRSS	VQFN 4x4
2	LM5141	Single	3.8V to 65V	Peak Current mode	5V	N/A	SR Control, TRSS	VQFN 6x6
3	LM25143	Dual	3.5V to 42V	Peak Current mode	5V	90° phase shift	SR Control, TRSS	VQFN 6x6
4	LM5143	Dual	3.5V to 65V	Peak Current mode	5V	90° phase shift	SR Control, TRSS	VQFN 6x6
5	LM25145	Single	6V to 42V	Voltage mode	7.5V	180° phase shift	N/A	VQFN 3.5x4.5
6	LM5145	Single	5.5V to 75V	Voltage mode	7.5V	180° phase shift	N/A	VQFN 3.5x4.5
7	LM5146	Single	5.5V to 100V	Voltage mode	7.5V	180° phase shift	N/A	VQFN 3.5x4.5
8	LM25148	Single	3.5V to 42V	Peak Current mode	5V	180° phase shift	DRSS	VQFN 3.5x4.5
9	LM5148	Single	3.5V to 80V	Peak Current mode	5V	180° phase shift	DRSS	VQFN 3.5x4.5
10	LM25149	Single	3.5V to 42V	Peak Current mode	5V	180° phase shift	DRSS, AEP	VQFN 3.5x4.5
11	LM5149	Single	3.5V to 80V	Peak Current mode	5V	180° phase shift	DRSS, AEP	VQFN 3.5x4.5

No.	Controller	Phase	Vin Range	Control Method	Gate Driver	SynC Output	EMI Mitigation	SIZE
1	LM25141	Single	3.8V to 42V	Peak Current mode	5V	N/A	SR Control, TRSS	VQFN 4x4
2	LM5141	Single	3.8V to 65V	Peak Current mode	5V	N/A	SR Control, TRSS	VQFN 6x6
3	LM25143	Dual	3.5V to 42V	Peak Current mode	5V	90° phase shift	SR Control, TRSS	VQFN 6x6
4	LM5143	Dual	3.5V to 65V	Peak Current mode	5V	90° phase shift	SR Control, TRSS	VQFN 6x6
5	LM25145	Single	6V to 42V	Voltage mode	7.5V	180° phase shift	N/A	VQFN 3.5x4.5
6	LM5145	Single	5.5V to 75V	Voltage mode	7.5V	180° phase shift	N/A	VQFN 3.5x4.5
7	LM5146	Single	5.5V to 100V	Voltage mode	7.5V	180° phase shift	N/A	VQFN 3.5x4.5
8	LM25148	Single	3.5V to 42V	Peak Current mode	5V	180° phase shift	DRSS	VQFN 3.5x4.5
9	LM5148	Single	3.5V to 80V	Peak Current mode	5V	180° phase shift	DRSS	VQFN 3.5x4.5
10	LM25149	Single	3.5V to 42V	Peak Current mode	5V	180° phase shift	DRSS, AEP	VQFN 3.5x4.5
11	LM5149	Single	3.5V to 80V	Peak Current mode	5V	180° phase shift	DRSS, AEP	VQFN 3.5x4.5

All 5V/phase/BST net must avoid other net
Special adjacent layer must GND

VDDA
P=5V_A_VDDA

Vin P2
P=3V3_A_VIN

No.	VOUT1	VOUT2	MODE	FB1 (Slave)	FB2 (Slave)
1	5V	VDDA	AGND	AGND	AGND
2	3.3V	VDDA	VDDA	AGND	AGND
3	Adjust	VDDA	VDDA	Adjust	AGND


No.	VOUT1	VOUT2	MODE	FB1 (Slave)	FB2 (Slave)
1	5V	VDDA	AGND	AGND	AGND
2	3.3V	VDDA	VDDA	AGND	AGND
3	Adjust	VDDA	VDDA	Adjust	AGND

No.	VOUT1	VOUT2	MODE	FB1 (Slave)	FB2 (Slave)
1	5V	VDDA	AGND	AGND	AGND
2	3.3V	VDDA	VDDA	AGND	AGND
3	Adjust	VDDA	VDDA	Adjust	AGND


Power Source

Input ----->


5V
PD calculation deduct DCR loss (Io*Io*DCR 16mohm)
2.806A@Vin=5.0V, eff94.5%,PD=0.516W




Output <-----



EN MP2145 power sequence
1. VIN
2. EN
3. Output



PG



MP2145 Pin5, PG internal pull high 500kohm from VIN
Parallel external 10k, Rth=9.8kohm
If Vin = 5V0, insert 19.6kohm for Vpg=3.33V
If Vin = 3V3, No insert 19.6kohm for Vpg = Vin


3V3SB (MP2145)

3V3SB Specification:
Vout: 3.3V
Imax: 4.0A
Istep: 2.0A
Slew Rate: 1A/uS
TOB: + - 5.0%
Switching Frequency per Phase: 1.2MHZ

MP2145
VIN range 2.8~5.5V
Io maximum 6A
QFN 2mm x 3mm
JA=70degC/W

Co-layout : MT3196

All SW/phase/BST net must avoid other net
Especially adjacent layer must GND



Vout = Vvfb(0.6V) * [1 + (Ra / Rb)]


No.	Rail	Ra	Rb	Vout
	0.90V	100k	200k	0.900V
	0.95V	105k	180k	0.950V
	1.00V	100k	150k	1.000V
	1.05V	100k	133k	1.051V
	1.10V	100k	120k	1.100V
	1.15V	110k	120k	1.150V
	1.20V	100k	100k	1.200V
	1.24V	102k	95.3k	1.242V
	1.35V	200k	160k	1.350V
	1.50V	200k	133k	1.502V
	1.70V	187k	102k	1.700V
	1.80V	200k	100k	1.800V
	2.50V	105k	33k	2.509V
	2.56V	52.3k	16k	2.561V
*	3.30V	102k	22.6k	3.308V




Title	P_+3V3_A (MP2145)		
Size	Document Number	Rev	
A3	Express-BASE7 R3.1	A1	
Date:	Monday, December 30, 2024	Sheet	37 of 39

Power Source

Input ----->
5V
0.395A@Vin=5V, eff91.2%,PD=0.156W




Output <-----




EN TPS62A02A power sequence

- 1. VIN
- 2. EN
- 3. Output

EN High>1.2V,Low<0.4V
EN ABS<6V
Do not leave the pin floating



PG




1V8SB (TPS62A02A)

1V8SB Specification:
Vout: 1.80V
Imax: 1.0A
Istep: 0.5A
Slew Rate: 1A/uS
TOB: + - 5.0%
Switching Frequency per Phase: 2.4MHZ

TPS62A02A
VIN range 2.5~5.5V
Io maximum 2.0A
SOT563 1.6mm x 1.6mm
JA=157.3degC/W
JA top=92.2degC/W
WEB Bench JA=90degC/W
EVM JA(TPS62A06A) = 78.5degC
100%duty, HS Rds(on) = 100mohm
Vo = Vin - Io*(RL+Rds(on))
Ex, 3.3Vin/1A -->Vo=3.3-1*(0.1+0.018)=3.182V

dIL=0.48A, IL_peak=1.24A@VIN=5V

Cyntec
HTQP25201T-1R0MSR
1uH/5.7A/5.5A/18mohm/25mohm
2.7*2.2*1mm



Soft-Start=1mS
Current limit HS = 3.4A (typ)
Current limit LS = 4.2A (typ)


$$Vo = Vfb(0.6V) / Rb * (Ra + Rb)$$

No.	Rail	Ra	Rb	Vout
	0.80V	24k	71.5k	0.8014V
	0.85V	19.6k	47k	0.8502V
	0.90V	21.5k	43k	0.9000V
	0.95V	16k	27.4k	0.9504V
	1.00V	22k	33k	1.0000V
	1.05V	21k	28k	1.0500V
	1.10V	20k	24k	1.1000V
	1.15V	22k	24k	1.1500V
	1.20V	22k	22k	1.2000V
	1.24V	16k	15k	1.2400V
	1.35V	20k	16k	1.3500V
	1.50V	24k	16k	1.5000V
*	1.80V	24k	12k	1.8000V
	2.50V	34k	10.7k	2.5065V
	2.56V	39.2k	12k	2.5600V
	3.30V	45.3k	10k	3.3180V

P2P table

No.	PN	Io max	Mode	L
	TPS62A01	1A	PSM/PWM	1uH
	TPS62A01A	1A	FPWM	1uH
	TPS62A02	2A	PSM/PWM	1uH
*	TPS62A02A	2A	FPWM	1uH
	TPS62A06	6A	PSM/PWM	0.22uH
	TPS62A06A	6A	FPWM	0.22uH
	MP2152D	2A	PSM/PWM	1uH
	MP2153D	3A	PSM/PWM	1uH

TPS62A02A P2P/B2B MP2152D
But light load DCM



ADLINK TECHNOLOGY INC.
No. 66, Huaya 1st Rd.,
Guishan, Taoyuan City, Taiwan
TEL:+886-3-216-5088
FAX:+886-3-328-5706
http://www.adlinktech.com

Title
P_+1V8_A (TPS62A02A)

Size
A3

Date
Monday, December 30, 2024


Document Number
Express-BASE7 R3.1

Rev
A1


Sheet
38 of 39

Power Source

Input ----->
5V
0.273A@Vin=5V, eff87.9%,PD=0.147W




Output <-----




EN TPS62A02A power sequence

- 1. VIN
- 2. EN
- 3. Output

EN High>1.2V,Low<0.4V
EN ABS<6V
Do not leave the pin floating



PG



1V2SB (TPS62A02A)

1V2SB Specification:


Vout: 1.20V
Imax: 1.0A
Istep: 0.5A
Slew Rate: 1A/uS
TOB: + - 5.0%
Switching Frequency per Phase: 2.4MHZ

TPS62A02A
VIN range 2.5~5.5V
Io maximum 2.0A
SOT563 1.6mm x 1.6mm
JA=157.3degC/W
JA top=92.2degC/W
WEB Bench JA=90degC/W
EVM JA(TPS62A06A) = 78.5degC

100%duty, HS Rds(on) = 100mohm
Vo = Vin - Io*(RL+Rds(on))
Ex, 3.3Vin/1A -->Vo=3.3-1*(0.1+0.018)=3.182V

dIL=0.38A, IL_peak=1.19A@VIN=5V

Cyntec
HTQP25201T-1R0MSR
1uH/5.7A/5.5A/18mohm/25mohm
2.7*2.2*1mm



Soft-Start=1mS
Current limit HS = 3.4A (typ)
Current limit LS = 4.2A (typ)

$$Vo = Vfb(0.6V) / Rb * (Ra + Rb)$$

No.	Rail	Ra	Rb	Vout
	0.80V	24k	71.5k	0.8014V
	0.85V	19.6k	47k	0.8502V
	0.90V	21.5k	43k	0.9000V
	0.95V	16k	27.4k	0.9504V
	1.00V	22k	33k	1.0000V
	1.05V	21k	28k	1.0500V
	1.10V	20k	24k	1.1000V
	1.15V	22k	24k	1.1500V
*	1.20V	22k	22k	1.2000V
	1.24V	16k	15k	1.2400V
	1.35V	20k	16k	1.3500V
	1.50V	24k	16k	1.5000V
	1.80V	24k	12k	1.8000V
	2.50V	34k	10.7k	2.5065V
	2.56V	39.2k	12k	2.5600V
	3.30V	45.3k	10k	3.3180V

P2P table

No.	PN	Io max	Mode	L
	TPS62A01	1A	PSM/PWM	1uH
	TPS62A01A	1A	FPWM	1uH
	TPS62A02	2A	PSM/PWM	1uH
*	TPS62A02A	2A	FPWM	1uH
	TPS62A06	6A	PSM/PWM	0.22uH
	TPS62A06A	6A	FPWM	0.22uH
	MP2152D	2A	PSM/PWM	1uH
	MP2153D	3A	PSM/PWM	1uH

TPS62A02A P2P/B2B MP2152D
But light load DCM



ADLINK
TECHNOLOGY INC.

ADLINK TECHNOLOGY INC.
No. 66, Huaya 1st Rd.,
Guishan, Taoyuan City, Taiwan
TEL:+886-3-216-5088
FAX:+886-3-328-5706
http://www.adlinktech.com

Title
P_+1V2_A (TPS62A02A)

Size
A3

Date
Monday, December 30, 2024

Document Number
Express-BASE7 R3.1

Rev
A1

Sheet
39 of 39

Application note

Date **Page** **Descriptions**

20241218 8

- a. LPC signals recommended to reserve 8.2pf ground capacitors for EMI
- b. For VR7 10G BaseT LAN function,
Please connect MDIO1 & MDC1 signals to 10G CONN
1.short-circuit TP121 and TP110
2.short-circuit TP120 and TP109
- c. LPC SERIRQ need to connect to AST2600 CONN
Pin 171 (LPCIRQ_ESPIALERT)

20241218 21

- a. For VR7 10G BaseT LAN function,
Please connect MDIO1 & MDC1 signals to 10G CONN
1.short-circuit TP121 and TP110
2.short-circuit TP120 and TP109

20241218 28

- a. It is recommended to reserve a 150 ohm ground resistor
For the RED & GREEN & BLUE signals near VGA CONN side
- b. The pins MODE0 , MODE1 of SP339 is 5V level signal.
And GPIO signal of BMC is 3.3V level.
if you want to control the working mode of SP339 by BMC GPIO.
Adding signals level shift circuit is necessary.
- c. The UART TX/RX signals of SP339 is 5V level signal,
The UART1 TX/RX signals of BMC is 3.3V level signal.
if you want to use BMC UART1 with SP339, adding signals level shift circuit is necessary.
short term solution : Remove Q25,Q23, add 0 ohm resistors between Q25 pin1 and pin3, Q23 pin1 and pin3
Long term solution : modify schematic
- d. CM1_DCD need to connect to pin.16
CM1_DSR need to connect to pin.21
CM1_RXD need to connect to pin.17
CM1_RTS need to connect to pin.22
CM1_TXD need to connect to pin.18
CM1_CTS need to connect to pin.23
CM1_DTR need to connect to pin.19
CM1_RI need to connect to pin.24
GND need to connect to pin.20

20241218 31

- a. TVBAT should connect to BMC_ADC7,
1V8SB should connect to BMC_ADC6



ADLINK
TECHNOLOGY INC.

ADLINK TECHNOLOGY INC.
No. 66, Huaya 1st Rd.,
Guishan, Taoyuan City, Taiwan
TEL:+886-3-216-5088
FAX:+886-3-328-5706
<http://www.adlinktech.com>

Title

Note

Size
Custom

Document Number
Express-BASE7 R3.1

Rev
A1

Date: **Monday, December 30, 2024**

Sheet **40** of **40**