

# UNIVERSITY OF MORATUWA

**Department of Electronic and Telecommunication Engineering**

**Faculty of Engineering**



EN4020 - Advanced Digital Systems

System Bus Design

## **Group 01**

190622R	Tharindu O.K.D
190338C	Kuruppu K.D.S.D.
190072E	Bandara E.M.D.A.
190018V	Abeywickrama K.C.S.


Date of Submission: 18/12/2023

## Contents

1. Overview .....	4
2. Address Allocation .....	5
3. Master .....	6
3.1. Block Diagram .....	6
3.2. State Diagram .....	8
4. Slave .....	9
4.1. Block Diagram .....	9
4.2. State Diagram .....	10
5. Arbiter.....	11
5.1. Block Diagram .....	11
5.2. State Diagram .....	15
6. Bus Bridge .....	15
6.1. Slave Bus Bridge.....	16
6.2. Master Bus Bridge.....	17
6.3. Asynchronous RX TX.....	18
6.3.1. Transmitter .....	18
6.3.2. Receiver .....	19
7. Timing Analysis Report.....	20
7.1. Constrains.....	20
7.2. Constrains File.....	21
7.3. Clocks Summary .....	23
7.4. Summary (Setup).....	23
7.5. Summary (Hold).....	23
7.6. Summary (Recovery) .....	23
7.7. Summary (Removal) .....	23
7.8. Summary (Minimum Pulse Width) .....	24

7.9.	Advanced I/O Timing.....	24
7.9.1.	Input Transition Times .....	24
7.9.2.	Signal Integrity Metrics .....	25
8.	Simulation results .....	26
8.1.	Master read transaction. ....	26
8.2.	Master write transaction. ....	26
8.3.	Master goes split.....	26
8.4.	Slave read transaction.....	27
8.5.	Slave write transaction. ....	27
8.6.	Slave split transaction.....	27
8.7.	Arbiter master 1 request transaction.....	28
8.8.	Arbiter both master request transaction. ....	28
9.	Appendix .....	29
9.1.	Master.....	29
9.2.	Slave .....	30
9.3.	Arbiter .....	32
9.4.	Master Bus Bridge.....	38
9.5.	Slave Bus Bridge.....	40
9.6.	FIFO .....	41

## 1. Overview



Our bus consists of 2 masters, 3 slaves, and 1 bus bridge. Master 1 one has higher priority than master 2. The slaves have different internal memories, and they are denoted below. Furthermore, slave 2 supports split transaction.

<b>Slave 1</b>	2 KB
<b>Slave 2</b>	4 KB
<b>Slave 3</b>	4 KB

The slave bus bridge interfaces with the other team's bus and the masters on our bus views the slave bus bridge as a 10 KB memory space.


The 10 KB memory space for the bus bridge is made up in the following way.

The other bus's Slave 1	2 KB
The other bus's Slave 2	4 KB
The other bus's Slave 3	4 KB
<b>Total</b>	<b>10 KB</b>

When our team's bus gets connected with the other team's bus, one of the masters is replaced with the master bus bridge.


## 2. Address Allocation

Slave	Address
Slave 1 (2K)	0000 0XXX XXXX XXXX
Slave 2 (4K Split Enable)	0001 XXXX XXXX XXXX
Slave 3 (4K)	0010 XXXX XXXX XXXX
Bus Bridge (10K)	11XX XXXX XXXX XXXX



### 3. Master


#### 3.1. Block Diagram



Input Pin	Description
ack	Acknowledgment coming from arbiter to indicate that sent address is valid.
bgrant	Indicate that master has access to bus.
clk	Clock signal.
m_addr[15..0]	Address given to master from FPGA switches.
m_mode	Select mode of transaction. Read = 0, Write =1. Given from push buttons.
m_start	Start the transaction. Connected to FPGA push button.
m_wr_data[7..0]	Data sending through bus in write transactions. Connected to data_out port of BRAM.
rd_bus	Serial data input bus port.
rstn	Asynchronous active low reset signal.
slave_ready	Indicate slave is ready to receive.
slave_valid	Indicate data on rd_bus is valid.
split	Indicate slave goes to split mode.
Output pin	Description
breq	Request the bus.
m_rd_data[7..0]	Data received from read transactions. Connected to BRAM data_in port.
m_wr_en	Write enable signal for BRAM to store the data.

master_ready	Indicate master is ready to receive.
master_valid	Indicate data in wr_bus is valid.
mode	Read (mode = 0), write (mode = 1)
wr_bus	Serial data output bus.


### 3.2. State Diagram





## 4. Slave


### 4.1. Block Diagram



Input Pin	Description
clk	Clock signal
master_ready	Indicates master is ready to receive data
master_valid	Indicates the data in the wr_bus is valid
mode	Read (mode = 0), write (mode = 1)
ram_in[7..0]	Register to load the contents from slave BRAM memory
rstn	Active low reset signal
wr_bus	Serial data in port


Output Pin	Description
ram_addr_out[11..0]	Register to address the BRAM memory
ram_out[7..0]	Register to send data to the BRAM memory
ram_wr_en	Register to enable writing to the BRAM memory
rd_bus	Serial data out port
slave_ready	Indicates the slave is ready to receive data
slave_valid	Indicates the data in the rd_bus is valid
split	Indicates to the arbiter to split the transaction

## 4.2. State Diagram



## 5. Arbiter

### 5.1. Block Diagram




Input Pin	Description
bb_rd_bus	Bus bridge serial data out bus.
bb_slave_ready	Indicate bus bridge is ready to receive.
bb_salve_valid	Indicate data on bb_rd_bus is valid.
clk	Clock signal
m1_breq	Request signal of Master 1.
m1_master_ready	Master 1 is ready to receive.
m1_master_valid	Data on m1_wr_bus is valid.
m1_mode	Read (mode = 0), write (mode = 1)
m1_wr_bus	Master 1 serial data out bus.
m2_breq	Request signal of Master 2.
m2_master_ready	Master 2 is ready to receive.
m2_master_valid	Data on m2_wr_bus is valid.
m2_mode	Read (mode = 0), write (mode = 1)
m2_wr_bus	Master 2 serial data out bus.
rstn	Asynchronous active low reset signal.
slave_split	Indicate slave 2 is going to split mode.
s1_rd_bus	Slave 1 serial data out port.
s1_slave_ready	Slave 1 is ready to receive.
s1_slave_valid	Data on s1_rd_bus is valid.

s2_rd_bus	Slave 2 serial data out port.
s2_slave_ready	Slave 2 is ready to receive.
s2_slave_valid	Data on s2_rd_bus is valid.
s3_rd_bus	Slave 3 serial data out port.
s3_slave_ready	Slave 3 is ready to receive.
s3_slave_valid	Data on s3_rd_bus is valid.
<b>Output Pin</b>	<b>Description</b>
bb_master_ready	Master is ready to receive data from bus bridge.
bb_master_valid	Data on bb_wr_bus is valid.
bb_mode	Read (mode = 0), write (mode = 1)
bb_wr_bus	Serial data in bus for bus bridge.
m1_ack	Acknowledgment for Master 1.
m1_bgrant	Bus grant signal for Master 1.
m1_rd_bus	Master 1 serial data in bus.
m1_slave_ready	Slave is ready to receive the data from master 1.
m1_slave_valid	Data on m1_rd_bus is valid.
m1_split	Indicate master 1 that slave goes to split.
m2_ack	Acknowledgment for Master 2.
m2_bgrant	Bus grant signal for Master 2.
m2_rd_bus	Master 2 serial data in bus.

m2_slave_ready	Slave is ready to receive the data from master 2.
m2_slave_valid	Data on m2_rd_bus is valid.
m2_split	Indicate master 2 that slave goes to split.
s1_master_ready	Master is ready to receive data from slave 1.
s1_master_valid	Data on s1_wr_bus is valid.
s1_mode	Read (mode = 0), write (mode = 1)
s1_wr_bus	Serial data in bus for slave 1.
s2_master_ready	Master is ready to receive data from slave 2.
s2_master_valid	Data on s2_wr_bus is valid.
s2_mode	Read (mode = 0), write (mode = 1)
s2_wr_bus	Serial data in bus for slave 2.
s3_master_ready	Master is ready to receive data from slave 3.
s3_master_valid	Data on s3_wr_bus is valid.
s3_mode	Read (mode = 0), write (mode = 1)
s3_wr_bus	Serial data in bus for slave 3.

## 5.2. State Diagram



## 6. Bus Bridge

There are two bus bridge modules:

- Slave bus bridge
- Master bus bridge

The slave bus bridge is a slave to our bus, and it interfaces with a master bus bridge in the other team's bus via UART. This interface is used to send transaction commands to slaves and receive data from slaves for READ requests in the other team's bus.


The master bus bridge is a master to our bus, and it interfaces with a slave bus bridge in the other team's bus via UART. This interface is used to receive transaction commands from masters and send data to masters for READ requests in the other team's bus.

The exchange of transaction commands is done through a UART port that facilitates transmission/reception of 25-bit width words per single transmission/reception. The 25-bit word is arranged in the following manner.

1	16	8
Mode	Address	Data

The exchange of data in a READ transaction is done through a UART port that facilitate transmission/reception of 8-bit width words per single transmission/reception. The entire 8-bit word is the data that need to be transmitted/received.


## 6.1. Slave Bus Bridge



Input Pin	Description
clk	Clock signal
master_ready	Indicates master is ready to receive data
master_valid	Indicates the data in the wr_bus is valid
mode	Read (mode = 0), write (mode = 1)
rstn	Active low reset signal
uart_register_in[7..0]	Register that holds the incoming data from uart
valid_in	Indicates the data in the uart_register_in register is valid
wr_bus	Serial data in port
Output Pin	Description
rd_bus	Serial data out port
slave_ready	Indicates the slave is ready to receive data
slave_valid	Indicates the data in the rd_bus is valid
uart_register_out[24..0]	Register to hold the data that need to be sent via uart
valid_out	Indicates that the data in the uart_register_out is valid



6.2. Master Bus Bridge




Input Pin	Description
ack	Acknowledgment coming from arbiter to indicate that sent address is valid.
bgrant	Indicate that master has access to bus.
clk	Clock signal
fifo_data_in[24..0]	Data coming from FIFO.
fifo_empty	Indicate that FIFO is empty.
rd_bus	Serial data input bus port.
rstn	Asynchronous active low reset signal
slave_ready	Slave is ready to receive.
slave_valid	Data on rd_bus is valid.
split	Indicate that slave is going to split.

Output Pin	Description
breq	Request bus access from arbiter.
fifo_deq	Dequeue data from FIFO.
m_out_valid	Data on uart_register_out is valid.
master_ready	Bus bridge is ready to receive.
master_valid	Data on wr_bus is valid.
mode	Read (mode = 0), write (mode = 1)
uart_register_out[7..0]	Data received from read transaction.
wr_bus	Serial data out bus.

### 6.3. Asynchronous RX TX


#### 6.3.1. Transmitter



Input Pin	Description
clk	Clock signal
data_tx[24..0]	Register to hold the data that need to be transmitted serially
rstn	Active low reset signal
valid_tx	Indicates the data in the data_tx register is valid and that data can be transmitted

Output Pin	Description
ready_tx	Indicates whether the module is busy with a transaction. (Busy:1, Not Busy:0)
sig_tx	Serial data out port

### 6.3.2. Receiver



Input Pin	Description
clk	Clock signal
ready_rx	Indicates whether the received data has been recorded by another module (Recorded: 1, Not Recorded: 0)
rstn	Active low reset signal
sig_rx	Serial data in port

Output Pin	Description
data_rx[24..0]	Register to hold the data that is received
valid_rx	Indicates the data in the data_rx register is valid and can be read by another module

## 7. Timing Analysis Report

### 7.1. Constrains

Constrains	Value (ns)
Clock Period	60
Clock Uncertainty	3 (5%)
Input Delay	24 (40%)
Output Delay	24 (40%)

## 7.2. Constrains File

```
1. #####
2. # Time Information
3. #####
4.
5. set_time_format -unit ns -decimal_places 3
6.
7. #####
8. # Create Clock
9. #####
10. create_clock -name {clk} -period 60.000 -waveform { 0.000 30.000 } [get_ports {clk}]
11.
12. #####
13. # Create Generated Clock
14. #####
15.
16. #####
17. # Set Clock Latency
18. #####
19.
20. #####
21. # Set Clock Uncertainty
22. #####
23.
24. set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup
3.000
25. set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup
3.000
26. set_clock_uncertainty -fall_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup
3.000
27. set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup
3.000
28.
29. #####
30. # Set Input Delay
31. #####
32.
33. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[0]}]
34. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[1]}]
35. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[2]}]
36. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[3]}]
37. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[4]}]
38. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[5]}]
39. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[6]}]
40. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[7]}]
41. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[8]}]
42. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[9]}]
43. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[10]}]
44. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[11]}]
45. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[12]}]
46. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[13]}]
47. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[14]}]
48. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[15]}]
49. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {keysn[0]}]
50. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {keysn[1]}]
51. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {keysn[2]}]
52. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {keysn[3]}]
53. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {m_ready_rx}]
54. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {m_sig_rx}]
55. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {s_ready_rx}]
56. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {s_sig_rx}]
57.
58. #####
59. # Set Output Delay
60. #####
61.
62. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[0]}]
```

```

63. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[1]}]
64. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[2]}]
65. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[3]}]
66. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[4]}]
67. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[5]}]
68. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[6]}]
69. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex1[0]}]
70. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex1[1]}]
71. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex1[2]}]
72. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex1[3]}]
73. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex1[4]}]
74. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex1[5]}]
75. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex1[6]}]
76. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex2[0]}]
77. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex2[1]}]
78. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex2[2]}]
79. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex2[3]}]
80. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex2[4]}]
81. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex2[5]}]
82. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex2[6]}]
83. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex3[0]}]
84. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex3[1]}]
85. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex3[2]}]
86. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex3[3]}]
87. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex3[4]}]
88. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex3[5]}]
89. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex3[6]}]
90. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {m1_ack_led}]
91. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{m1_master_ready_led}]
92. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{m1_master_valid_led}]
93. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {m1_mode_led}]
94. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{m1_slave_ready_led}]
95. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{m1_slave_valid_led}]
96. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {m2_mode_led}]
97. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {m_ready_tx}]
98. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {m_sig_tx}]
99. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {rstn_led}]
100. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{s1_master_ready_led}]
101. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{s1_master_valid_led}]
102. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{s1_slave_ready_led}]
103. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{s1_slave_valid_led}]
104. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {s_ready_tx}]
105. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {s_sig_tx}]
106.
107. # *****
108. # Set Clock Groups
109. # *****
110.
111. # *****
112. # Set False Path
113. # *****
114.
115. # *****
116. # Set Multicycle Path
117. # *****
118.
119. # *****
120. # Set Maximum Delay
121. # *****
122.
123. # *****
124. # Set Minimum Delay

```

```

125. #*****
126.
127. #*****
128. # Set Input Transition
129. #*****
130.
131.

```

### 7.3. Clocks Summary

Clocks Summary						
	Clock Name	Type	Period	Frequency	Rise	Fall
1	clk	Base	60.000	16.67 MHz	0.000	30.000

#### Slow 1200mV 85C Model Fmax Summary

<<Filter>>			
	Fmax	Restricted Fmax	Clock Name
1	72.68 MHz	72.68 MHz	altera_reserved_tck

### 7.4. Summary (Setup)

Multi Corner Summary (3/3 corners)				
	Worst-case Corner	Clock	Slack	End Point TNS
1	Slow 1200mV 85C Model	clk	0.301	0.000

### 7.5. Summary (Hold)

Multi Corner Summary (3/3 corners)				
	Worst-case Corner	Clock	Slack	End Point TNS
1	Fast 1200mV 0C Model	clk	0.127	0.000

### 7.6. Summary (Recovery)

Multi Corner Summary (3/3 corners)				
	Worst-case Corner	Clock	Slack	End Point TNS
1	Slow 1200mV 85C Model	clk	29.996	0.000

### 7.7. Summary (Removal)

Multi Corner Summary (3/3 corners)				
	Worst-case Corner	Clock	Slack	End Point TNS
1	Fast 1200mV 0C Model	clk	25.038	0.000

## 7.8. Summary (Minimum Pulse Width)

Multi Corner Summary (3/3 corners)				
	Worst-case Corner	Clock	Slack	End Point TNS
1	Fast 1200mV OC Model	clk	29.199	0.000

## 7.9. Advanced I/O Timing

### 7.9.1. Input Transition Times

Input Transition Times				
	Pin	I/O Standard	10-90 Rise Time	90-10 Fall Time
1	keysn[3]	2.5 V	2000 ps	2000 ps
2	clk	3.3-V LVCMOS	2640 ps	2640 ps
3	keysn[1]	2.5 V	2000 ps	2000 ps
4	keysn[0]	2.5 V	2000 ps	2000 ps
5	addr[9]	2.5 V	2000 ps	2000 ps
6	addr[5]	2.5 V	2000 ps	2000 ps
7	addr[13]	2.5 V	2000 ps	2000 ps
8	addr[1]	2.5 V	2000 ps	2000 ps
9	addr[6]	2.5 V	2000 ps	2000 ps
10	addr[10]	2.5 V	2000 ps	2000 ps
11	addr[14]	2.5 V	2000 ps	2000 ps
12	addr[2]	2.5 V	2000 ps	2000 ps
13	addr[7]	2.5 V	2000 ps	2000 ps
14	addr[11]	2.5 V	2000 ps	2000 ps
15	addr[15]	2.5 V	2000 ps	2000 ps
16	addr[3]	2.5 V	2000 ps	2000 ps
17	addr[8]	2.5 V	2000 ps	2000 ps
18	addr[4]	2.5 V	2000 ps	2000 ps
19	addr[12]	2.5 V	2000 ps	2000 ps
20	addr[0]	2.5 V	2000 ps	2000 ps
21	s_ready_rx	3.3-V LVCMOS	2640 ps	2640 ps
22	keysn[2]	2.5 V	2000 ps	2000 ps
23	m_ready_rx	3.3-V LVCMOS	2640 ps	2640 ps
24	s_sig_rx	3.3-V LVCMOS	2640 ps	2640 ps
25	m_sig_rx	3.3-V LVCMOS	2640 ps	2640 ps
26	altera_reserved_tms	2.5 V	2000 ps	2000 ps
27	altera_reserved_tck	2.5 V	2000 ps	2000 ps
28	altera_reserved_tdi	2.5 V	2000 ps	2000 ps
29	~ALTERA_ASDO_DATA1~	2.5 V	2000 ps	2000 ps
30	~ALTERA_FLASH_nCE_nCSO~	2.5 V	2000 ps	2000 ps
31	~ALTERA_DATA0~	2.5 V	2000 ps	2000 ps




## 7.9.2. Signal Integrity Metrics


Signal Integrity Metrics (Slow 1200mv 0c Model)						
	Pin	I/O Standard	10-90 Rise Time at FPGA Pin	90-10 Fall Time at FPGA Pin	Board Delay on Rise	Board Delay on Fall
1	rstn_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
2	m1_ack_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
3	m1_master_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
4	m1_slave_valid_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
5	m1_slave_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
6	m1_master_valid_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
7	s1_master_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
8	s1_slave_valid_led	2.5 V	2.91e-09 s	2.74e-09 s	0 s	0 s
9	s1_slave_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
10	s1_master_valid_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
11	m1_mode_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
12	m2_mode_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
13	hex0[0]	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
14	hex0[1]	2.5 V	2.91e-09 s	2.74e-09 s	0 s	0 s
15	hex0[2]	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
16	hex0[3]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
17	hex0[4]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
18	hex0[5]	2.5 V	2.9e-09 s	2.73e-09 s	0 s	0 s
19	hex0[6]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
20	hex1[0]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
21	hex1[1]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
22	hex1[2]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
23	hex1[3]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
24	hex1[4]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
25	hex1[5]	2.5 V	2.9e-09 s	2.73e-09 s	0 s	0 s
26	hex1[6]	2.5 V	2.9e-09 s	2.73e-09 s	0 s	0 s
27	hex2[0]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
28	hex2[1]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
29	hex2[2]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
30	hex2[3]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
31	hex2[4]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
32	hex2[5]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
33	hex2[6]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
34	hex3[0]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
35	hex3[1]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
36	hex3[2]	3.3-...CMOS	5.71e-09 s	5.48e-09 s	0 s	0 s
37	hex3[3]	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
38	hex3[4]	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
39	hex3[5]	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
40	hex3[6]	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
41	s_sig_tx	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
42	s_ready_tx	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
43	m_sig_tx	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
44	m_ready_tx	3.3-...CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
45	altera_reserved_tdo	2.5 V	8.74e-10 s	1.89e-09 s	0 s	0 s
46	~ALTERA_DCLK~	2.5 V	2.95e-10 s	2.73e-10 s	0 s	0 s
47	~ALTERA_nCEO~	2.5 V	4.81e-10 s	6.29e-10 s	0 s	0 s

## 8. Simulation results


### 8.1. Master read transaction.




### 8.2. Master write transaction.




### 8.3. Master goes split.




## 8.4. Slave read transaction.




## 8.5. Slave write transaction.




## 8.6. Slave split transaction.



## 8.7. Arbiter master 1 request transaction.



## 8.8. Arbiter both master request transaction.



## 9. Appendix

### 9.1. Master

```
1. module master_port (
2.     input  logic      clk,
3.     input  logic      rstn,
4.     // connections to bus
5.     output logic      mode,
6.     input  logic      rd_bus,
7.     output logic      wr_bus,
8.     input  logic      ack,
9.     output logic      master_valid,
10.    input  logic      slave_ready,
11.    output logic      master_ready,
12.    input  logic      slave_valid,
13.    output logic      breq,
14.    input  logic      bgrant,
15.    input  logic      split,
16.
17.    // connections to master
18.    input  logic[7:0] m_wr_data,
19.    output logic[7:0] m_rd_data,
20.    input  logic[15:0] m_addr,
21.    input  logic      m_mode,
22.    output logic      m_wr_en,
23.    input  logic      m_start
24. );
25. enum logic[3:0] {IDLE, REQ, FETCH, ADDR_1, ADDR_2, WR_DATA, RD_DATA, CLEAN, SPLIT,
TIMEOUT_STATE} state, next_state;
26. localparam TIMEOUT = 64;
27.
28. logic[3:0] t_count;
29. logic[$clog2(TIMEOUT)-1:0] timeout;
30. logic[7:0] t_wr_data;
31. logic[7:0] t_rd_data;
32. logic[15:0] t_addr;
33. logic      t_mode;
34.
35. always_comb begin : NEXT_STATE_LOGIC
36.     case (state)
37.         IDLE:          next_state = m_start ? REQ : IDLE;
38.         REQ:           next_state = bgrant ? FETCH : REQ;
39.         FETCH:         next_state = ADDR_1;
40.         ADDR_1:        next_state = timeout != TIMEOUT - 1 ? ((t_count == 5 &
slave_ready) ? (ack ? ADDR_2 : CLEAN) : ADDR_1) : TIMEOUT_STATE;
41.         TIMEOUT_STATE: next_state = REQ;
42.         ADDR_2:        next_state = (t_count == 15 & slave_ready) ? (t_mode ?
WR_DATA : RD_DATA) : ADDR_2;
43.         WR_DATA:       next_state = (t_count == 7 & slave_ready) ? IDLE :
WR_DATA;
44.         RD_DATA:       next_state = split == 0 ? ((t_count == 7 & slave_valid) ?
CLEAN : RD_DATA) : SPLIT;
45.         SPLIT:         next_state = split ? SPLIT : RD_DATA;
46.         CLEAN:         next_state = IDLE;
47.         default:       next_state = IDLE;
48.     endcase
49. end
50.
51. always_ff @(posedge clk or negedge rstn) begin : STATE_SEQUENCER
52.     state <= !rstn ? IDLE : next_state;
53. end
54.
55. always_comb begin : OUTPUT_LOGIC
56.     wr_bus  = state == WR_DATA ? t_wr_data[7] : t_addr[15 - t_count];
57.     mode    = t_mode;
58.     master_valid = state == ADDR_2 || state == ADDR_1 || state == WR_DATA;
59.     master_ready = state == RD_DATA;
```

```

60.         m_rd_data = t_rd_data;
61.         m_wr_en = state == CLEAN & t_count == 8;
62.         breq = state != IDLE && state != TIMEOUT_STATE;
63.     end
64.
65.     always_ff @(posedge clk or negedge rstn) begin : REG_LOGIC
66.         if (!rstn) begin
67.             t_count    <= 0;
68.             t_wr_data <= 0;
69.             t_rd_data <= 0;
70.             t_addr    <= 0;
71.             t_mode    <= 0;
72.             timeout    <= 0;
73.         end else begin
74.             case (state)
75.                 IDLE: begin
76.                     t_wr_data <= m_wr_data;
77.                     t_addr    <= m_addr;
78.                     t_mode    <= m_mode;
79.                 end
80.
81.                 REQ: begin
82.                     timeout <= 0;
83.                     t_count <= 0;
84.                 end
85.
86.                 ADDR_1: begin
87.                     timeout <= timeout + 1;
88.
89.                     if(slave_ready) begin
90.                         t_count <= t_count + 1;
91.                     end
92.                 end
93.
94.                 ADDR_2: if(slave_ready) begin
95.                     t_count <= t_count + 1;
96.                 end
97.
98.                 WR_DATA: if(slave_ready) begin
99.                     t_wr_data <= t_wr_data << 1;
100.                     t_count <= t_count + 1;
101.                 end
102.
103.                 RD_DATA: if(slave_valid) begin
104.                     t_rd_data <= {t_rd_data[6:0], rd_bus};
105.                     t_count <= t_count + 1;
106.                 end
107.
108.                 CLEAN: begin
109.                     t_count <= 0;
110.                     t_wr_data <= 0;
111.                     t_rd_data <= 0;
112.                     t_addr    <= 0;
113.                     t_mode    <= 0;
114.                     timeout    <= 0;
115.                 end
116.             endcase
117.         end
118.     end
119. endmodule

```

## 9.2. Slave

```

1. module slave_port_v2#(
2.     parameter ADDR_WIDTH = 16,
3.     parameter DATA_WIDTH = 8,
4.     parameter READ_LATENCY = 4,
5.     parameter SPLIT_EN = 0

```

```

6. )(
7.     input logic mode, wr_bus, master_valid, master_ready, rstn, clk,
8.     output logic rd_bus, slave_ready, slave_valid, split,
9.     input  logic[DATA_WIDTH-1:0] ram_in,
10.    output logic[DATA_WIDTH-1:0] ram_out,
11.    output logic[ADDR_WIDTH-1:0] ram_addr_out,
12.    output logic                ram_wr_en
13. );
14.
15. // local parameters
16. localparam COUNTER_LENGTH = $clog2(ADDR_WIDTH+DATA_WIDTH);
17. localparam NUM_STATES = 7;
18. localparam STATE_N_BITS = $clog2(NUM_STATES);
19. localparam READ_COUNTER_LENGTH = $clog2(READ_LATENCY);
20.
21. // internal signals
22. logic [COUNTER_LENGTH-1:0] counter;
23. logic [ADDR_WIDTH-1:0] addr_in;
24. logic [DATA_WIDTH-1:0] data_in;
25. logic port_ready, port_valid;
26. logic [READ_COUNTER_LENGTH:0] read_counter;
27.
28. // definition of states
29. enum logic[STATE_N_BITS-1:0] {IDLE, ADDR_IN, DATA_IN, WRITE, READ, SEND, SPLIT} state,
next_state;
30.
31. assign slave_ready = port_ready;
32. assign slave_valid = port_valid;
33. assign ram_wr_en = (state == WRITE);
34. assign ram_addr_out = addr_in;
35. assign ram_out = data_in;
36.
37. always_comb begin : NEXT_STATE_DECODER
38.     case (state)
39.         IDLE: next_state = ( ( master_valid == 1 ) ? ADDR_IN : IDLE );
40.         ADDR_IN: next_state = ( (counter < ADDR_WIDTH-1) ? ( (port_ready == 1 &&
master_valid == 1 ) ? ADDR_IN : IDLE ) : ( (mode == 1) ? DATA_IN : READ ) );
41.         DATA_IN: next_state = ( (counter < ADDR_WIDTH+DATA_WIDTH) ? ( ( port_ready == 1 &&
master_valid == 1 ) ? DATA_IN : IDLE ) : WRITE );
42.         WRITE: next_state = IDLE;
43.         READ: next_state = ( (read_counter == READ_LATENCY+1) ? SEND : ( (SPLIT_EN ? SPLIT :
READ) ) );
44.         SPLIT: next_state = ( (read_counter == READ_LATENCY+1) ? SEND : SPLIT);
45.         SEND: next_state = ( (counter < DATA_WIDTH) ? SEND : IDLE );
46.         default: next_state = IDLE;
47.     endcase
48. end
49.
50. always_ff@(posedge clk or negedge rstn) begin : STATE_SEQUENCER
51.     if (!rstn) state <= IDLE;
52.     else state <= next_state;
53. end
54.
55. // OUTPUT DECODER
56. assign port_ready = (state == ADDR_IN) | (state == DATA_IN);
57. assign port_valid = (state == SEND);
58. assign split = (state == SPLIT);
59. assign rd_bus = ram_in[DATA_WIDTH-1-counter];
60.
61. always_ff@(posedge clk) begin : OUTPUT_DECODER
62.     case (state)
63.         IDLE: begin
64.             counter <= 0;
65.             addr_in <= 0;
66.             data_in <= 0;
67.             read_counter <= 0;
68.         end
69.
70.         ADDR_IN: begin
71.             addr_in[ADDR_WIDTH-1-counter] <= wr_bus;

```

```

72.         counter <= counter + 1;
73.     end
74.
75.     DATA_IN: begin
76.         data_in[DATA_WIDTH-1+ADDR_WIDTH-counter] <= wr_bus;
77.         counter <= counter + 1;
78.     end
79.
80.     READ: begin
81.         counter <= 0;
82.         read_counter <= read_counter + 1;
83.     end
84.
85.     SPLIT: begin
86.         read_counter <= read_counter + 1;
87.     end
88.
89.     SEND: begin
90.         if (master_ready == 1) counter <= counter + 1;
91.     end
92. endcase
93. end
94. endmodule

```

### 9.3. Arbiter

```

1. module arbiter#(
2.     parameter bus_priority = 0
3. )(
4.     input  logic      clk,
5.     input  logic      rstn,
6.
7.     // connections to master 1
8.     input  logic      m1_mode,
9.     output logic      m1_rd_bus,
10.    input  logic      m1_wr_bus,
11.    output logic      m1_ack,
12.    input  logic      m1_master_valid,
13.    output logic      m1_slave_ready,
14.    input  logic      m1_master_ready,
15.    output logic      m1_slave_valid,
16.    input  logic      m1_breq,
17.    output logic      m1_bgrant,
18.
19.    // connections to master 2
20.    input  logic      m2_mode,
21.    output logic      m2_rd_bus,
22.    input  logic      m2_wr_bus,
23.    output logic      m2_ack,
24.    input  logic      m2_master_valid,
25.    output logic      m2_slave_ready,
26.    input  logic      m2_master_ready,
27.    output logic      m2_slave_valid,
28.    input  logic      m2_breq,
29.    output logic      m2_bgrant,
30.
31.    // connections to slave 1
32.    output logic      s1_mode,
33.    output logic      s1_wr_bus,
34.    output logic      s1_master_valid,
35.    output logic      s1_master_ready,
36.    input  logic      s1_rd_bus,
37.    input  logic      s1_slave_ready,
38.    input  logic      s1_slave_valid,
39.

```



```

40.    // connections to slave 2
41.    output logic      s2_mode,
42.    output logic      s2_wr_bus,
43.    output logic      s2_master_valid,
44.    output logic      s2_master_ready,
45.    input  logic      s2_rd_bus,
46.    input  logic      s2_slave_ready,
47.    input  logic      s2_slave_valid,
48.
49.    // connections to slave 3
50.    output logic      s3_mode,
51.    output logic      s3_wr_bus,
52.    output logic      s3_master_valid,
53.    output logic      s3_master_ready,
54.    input  logic      s3_rd_bus,
55.    input  logic      s3_slave_ready,
56.    input  logic      s3_slave_valid,
57.
58.    // connections to bus bridge
59.    output logic      bb_mode,
60.    output logic      bb_wr_bus,
61.    output logic      bb_master_valid,
62.    output logic      bb_master_ready,
63.    input  logic      bb_rd_bus,
64.    input  logic      bb_slave_ready,
65.    input  logic      bb_slave_valid,
66.
67.    input  logic      slave_split,
68.    output logic      m1_split,
69.    output logic      m2_split
70. );
71.
72.    enum logic[2:0] {IDLE, ADDR, CONNECTED, CLEAN, REQ1, REQ2, REQ12, SPLIT} state,
next_state;
73.    enum logic[1:0] {S1, S2, S3, BB} slave;
74.    enum logic[1:0] {NONE, M1, M2} split_owner;
75.
76.    logic[4:0] t_addr;
77.    logic[4:0] t_count;
78.    logic      t_slave_ready;
79.    logic      bus_owner;
80.
81.    logic      mode;
82.    logic      rd_bus;
83.    logic      wr_bus;
84.    logic      ack;
85.    logic      master_valid;
86.    logic      slave_ready;
87.    logic      master_ready;
88.    logic      slave_valid;
89.    logic      breq;
90.
91.    always_comb begin : NEXT_STATE_LOGIC
92.        case (state)
93.            IDLE:
94.                begin
95.                    if (split_owner == NONE)
96.                        next_state = ( (m1_breq == 0) ? ( (m2_breq == 0) ?
IDLE : REQ2 ) : ( (m2_breq == 0) ? REQ1 : REQ12 ) );
97.                    else if (slave_split == 0)
98.                        next_state = CONNECTED;
99.                    else
100.                        next_state = ( (m1_breq == 0 || split_owner == M1)
? ( (m2_breq == 0 || split_owner == M2) ? IDLE : REQ2 ) : ( (m2_breq == 0 || split_owner == M2)
? REQ1 : REQ12 ) );
101.                end
102.            REQ1:
103.                next_state = ( (m1_breq == 0) ? IDLE : (m1_master_valid) ?
ADDR : REQ1 );
104.            REQ2:
105.                next_state = ( (m2_breq == 0) ? IDLE : (m2_master_valid) ?
ADDR : REQ2 );

```

```

103.      REQ12:      next_state = ( (m1_breq == 0 || m2_breq == 0) ? IDLE :
(m1_master_valid) ? ADDR : REQ12 );
104.      ADDR:      next_state = (t_count == 5 && master_valid) ? (ack ?
CONNECTED : CLEAN) : ADDR;
105.      CONNECTED:  next_state = (breq == 0) ? CLEAN : ((slave_split &&
(t_addr[4:1] == 4'b0001)) ? SPLIT : CONNECTED);
106.      SPLIT:      next_state = IDLE;
107.      CLEAN:      next_state = IDLE;
108.      default:    next_state = IDLE;
109.    endcase
110.  end
111.
112.  always_ff @(posedge clk or negedge rstn) begin : STATE_SEQUENCER
113.    state <= !rstn ? IDLE : next_state;
114.  end
115.
116.  assign slave_ready = ack ? t_slave_ready : state == ADDR;
117.  assign m1_bgrant = !bus_owner;
118.  assign m2_bgrant = bus_owner;
119.  assign m1_split = (split_owner == M1 ? slave_split : 0);
120.  assign m2_split = (split_owner == M2 ? slave_split : 0);
121.
122.  always_comb begin
123.    if (bus_priority == 0) begin
124.      case (bus_owner)
125.        1'b1: begin
126.          mode          = m2_mode;
127.          m2_rd_bus     = rd_bus;
128.          wr_bus        = m2_wr_bus;
129.          m2_ack        = ack;
130.          master_valid  = m2_master_valid;
131.          m2_slave_ready = slave_ready;
132.          master_ready  = m2_master_ready;
133.          m2_slave_valid = slave_valid;
134.          breq          = m2_breq;
135.
136.          m1_rd_bus     = 0;
137.          m1_ack        = 0;
138.          m1_slave_ready = 0;
139.          m1_slave_valid = 0;
140.        end
141.
142.        default: begin
143.          mode          = m1_mode;
144.          m1_rd_bus     = rd_bus;
145.          wr_bus        = m1_wr_bus;
146.          m1_ack        = ack;
147.          master_valid  = m1_master_valid;
148.          m1_slave_ready = slave_ready;
149.          master_ready  = m1_master_ready;
150.          m1_slave_valid = slave_valid;
151.          breq          = m1_breq;
152.
153.          m2_rd_bus     = 0;
154.          m2_ack        = 0;
155.          m2_slave_ready = 0;
156.          m2_slave_valid = 0;
157.        end
158.      endcase
159.    end else begin
160.      case (bus_owner)
161.        1'b0: begin
162.          mode          = m1_mode;
163.          m1_rd_bus     = rd_bus;
164.          wr_bus        = m1_wr_bus;
165.          m1_ack        = ack;
166.          master_valid  = m1_master_valid;
167.          m1_slave_ready = slave_ready;
168.          master_ready  = m1_master_ready;
169.          m1_slave_valid = slave_valid;

```

```

170.         breq          = m1_breq;
171.
172.         m2_rd_bus      = 0;
173.         m2_ack         = 0;
174.         m2_slave_ready = 0;
175.         m2_slave_valid = 0;
176.     end
177.
178.     default: begin
179.         mode           = m2_mode;
180.         m2_rd_bus      = rd_bus;
181.         wr_bus         = m2_wr_bus;
182.         m2_ack         = ack;
183.         master_valid   = m2_master_valid;
184.         m2_slave_ready = slave_ready;
185.         master_ready   = m2_master_ready;
186.         m2_slave_valid = slave_valid;
187.         breq           = m2_breq;
188.
189.         m1_rd_bus      = 0;
190.         m1_ack         = 0;
191.         m1_slave_ready = 0;
192.         m1_slave_valid = 0;
193.     end
194. endcase
195. end
196. end
197.
198. always_comb begin : OUTPUT_LOGIC
199.     case (t_addr[4:3])
200.         2'b11: begin
201.             slave = BB;
202.             ack = t_count > 1;
203.         end
204.
205.         2'b00: begin
206.             case (t_addr[2:1])
207.                 2'b01: begin
208.                     slave = S2;
209.                     ack = t_count > 3;
210.                 end
211.                 2'b10: begin
212.                     slave = S3;
213.                     ack = t_count > 3;
214.                 end
215.                 2'b00: begin
216.                     case (t_addr[0])
217.                         1'b0: begin
218.                             slave = S1;
219.                             ack = t_count > 4;
220.                         end
221.                         1'b1: begin
222.                             slave = S1;
223.                             ack = 0;
224.                         end
225.                     endcase
226.                 end
227.                 default: begin
228.                     slave = S1;
229.                     ack = 0;
230.                 end
231.             endcase
232.         end
233.         default: begin
234.             slave = S1;
235.             ack = 0;
236.         end
237.     endcase
238.
239.     case (slave)

```

```

240.      S1: begin
241.          s1_mode          = mode;
242.          s1_wr_bus        = wr_bus;
243.          s1_master_valid  = master_valid && ack;
244.          s1_master_ready  = master_ready;
245.          t_slave_ready    = s1_slave_ready;
246.          slave_valid       = s1_slave_valid;
247.          rd_bus            = s1_rd_bus;
248.
249.          s2_mode          = 0;
250.          s2_wr_bus        = 0;
251.          s2_master_valid  = 0;
252.          s2_master_ready  = 0;
253.
254.          s3_mode          = 0;
255.          s3_wr_bus        = 0;
256.          s3_master_valid  = 0;
257.          s3_master_ready  = 0;
258.
259.          bb_mode          = 0;
260.          bb_wr_bus        = 0;
261.          bb_master_valid  = 0;
262.          bb_master_ready  = 0;
263.      end
264.      S2: begin
265.          s1_mode          = 0;
266.          s1_wr_bus        = 0;
267.          s1_master_valid  = 0;
268.          s1_master_ready  = 0;
269.
270.          s2_mode          = mode;
271.          s2_wr_bus        = wr_bus;
272.          s2_master_valid  = master_valid && ack;
273.          s2_master_ready  = master_ready;
274.          t_slave_ready    = s2_slave_ready;
275.          slave_valid       = s2_slave_valid;
276.          rd_bus            = s2_rd_bus;
277.
278.          s3_mode          = 0;
279.          s3_wr_bus        = 0;
280.          s3_master_valid  = 0;
281.          s3_master_ready  = 0;
282.
283.          bb_mode          = 0;
284.          bb_wr_bus        = 0;
285.          bb_master_valid  = 0;
286.          bb_master_ready  = 0;
287.      end
288.      S3: begin
289.          s1_mode          = 0;
290.          s1_wr_bus        = 0;
291.          s1_master_valid  = 0;
292.          s1_master_ready  = 0;
293.
294.          s2_mode          = 0;
295.          s2_wr_bus        = 0;
296.          s2_master_valid  = 0;
297.          s2_master_ready  = 0;
298.
299.          s3_mode          = mode;
300.          s3_wr_bus        = wr_bus;
301.          s3_master_valid  = master_valid && ack;
302.          s3_master_ready  = master_ready;
303.          t_slave_ready    = s3_slave_ready;
304.          slave_valid       = s3_slave_valid;
305.          rd_bus            = s3_rd_bus;
306.
307.          bb_mode          = 0;
308.          bb_wr_bus        = 0;
309.          bb_master_valid  = 0;

```

```

310.         bb_master_ready = 0;
311.     end
312.     BB: begin
313.         s1_mode           = 0;
314.         s1_wr_bus         = 0;
315.         s1_master_valid   = 0;
316.         s1_master_ready   = 0;
317.
318.         s2_mode           = 0;
319.         s2_wr_bus         = 0;
320.         s2_master_valid   = 0;
321.         s2_master_ready   = 0;
322.
323.         s3_mode           = 0;
324.         s3_wr_bus         = 0;
325.         s3_master_valid   = 0;
326.         s3_master_ready   = 0;
327.
328.         bb_mode           = mode;
329.         bb_wr_bus         = wr_bus;
330.         bb_master_valid   = master_valid && ack;
331.         bb_master_ready   = master_ready;
332.         t_slave_ready     = bb_slave_ready;
333.         slave_valid       = bb_slave_valid;
334.         rd_bus            = bb_rd_bus;
335.     end
336. endcase
337. end
338.
339. always_ff @(posedge clk or negedge rstn) begin : REG_LOGIC
340.     if (!rstn) begin
341.         t_count          <= 0;
342.         t_addr            <= 0;
343.         bus_owner         <= 0;
344.         split_owner       <= NONE;
345.     end else begin
346.         case (state)
347.             IDLE: begin
348.                 if (split_owner != NONE && slave_split == 0) begin
349.                     bus_owner <= (split_owner == M1 ? 0 : 1);
350.                     t_addr[4:1] <= 4'b0001;
351.                 end
352.             end
353.
354.             REQ1: begin
355.                 bus_owner <= 0;
356.             end
357.
358.             REQ2: begin
359.                 bus_owner <= 1;
360.             end
361.
362.             REQ12: begin
363.                 bus_owner <= bus_priority;
364.             end
365.
366.             ADDR: if (master_valid) begin
367.                 t_count <= t_count + 1;
368.                 t_addr[4 - t_count] <= wr_bus;
369.             end
370.
371.             CONNECTED: begin
372.                 t_count <= t_count + 1;
373.             end
374.
375.             SPLIT: begin
376.                 split_owner <= (bus_owner == 0) ? M1 : M2;
377.             end
378.
379.             CLEAN: begin

```

```

380.             t_count <= 0;
381.             t_addr  <= 0;
382.
383.             if (bus_owner == 0 && split_owner == M1) split_owner <= NONE;
384.             else if (bus_owner == 1 && split_owner == M2) split_owner <= NONE;
385.             end
386.         endcase
387.     end
388. end
389. endmodule

```

## 9.4. Master Bus Bridge

```

1. module bb_master_port (
2.     input  logic      clk,
3.     input  logic      rstn,
4.     // connections to bus
5.     output logic      mode,
6.     input  logic      rd_bus,
7.     output logic      wr_bus,
8.     input  logic      ack,
9.     output logic      master_valid,
10.    input  logic      slave_ready,
11.    output logic      master_ready,
12.    input  logic      slave_valid,
13.    output logic      breq,
14.    input  logic      bgrant,
15.    input  logic      split,
16.
17.    // connections to master
18.    input  logic[24:0] fifo_data_in,
19.    output logic[7:0]  uart_register_out,
20.    output logic      m_out_valid,
21.    input  logic      fifo_empty,
22.    output logic      fifo_deq
23. );
24. enum logic[3:0] {IDLE, REQ, ADDR_1, ADDR_2, WR_DATA, RD_DATA, CLEAN, SPLIT,
TIMEOUT_STATE, FETCH, DEQ} state, next_state;
25. localparam TIMEOUT = 64;
26.
27. logic[3:0] t_count;
28. logic[$clog2(TIMEOUT)-1:0] timeout;
29. logic[7:0] t_wr_data;
30. logic[7:0] t_rd_data;
31. logic[15:0] t_addr;
32. logic      t_mode;
33.
34. always_comb begin : NEXT_STATE_LOGIC
35.     case (state)
36.         IDLE:          next_state = !fifo_empty ? DEQ : IDLE;
37.         DEQ:           next_state = FETCH;
38.         FETCH:         next_state = REQ;
39.         REQ:           next_state = bgrant ? ADDR_1 : REQ;
40.         ADDR_1:        next_state = timeout != TIMEOUT - 1 ? ((t_count == 5 &
slave_ready) ? (ack ? ADDR_2 : CLEAN) : ADDR_1) : TIMEOUT_STATE;
41.         TIMEOUT_STATE: next_state = REQ;
42.         ADDR_2:        next_state = (t_count == 15 & slave_ready) ? (t_mode ?
WR_DATA : RD_DATA) : ADDR_2;
43.         WR_DATA:       next_state = (t_count == 7 & slave_ready) ? IDLE :
WR_DATA;
44.         RD_DATA:       next_state = split == 0 ? ((t_count == 7 & slave_valid) ?
CLEAN : RD_DATA) : SPLIT;
45.         SPLIT:         next_state = split ? SPLIT : RD_DATA;
46.         CLEAN:         next_state = IDLE;
47.         default:       next_state = IDLE;

```

```

48.         endcase
49.     end
50.
51.     always_ff @(posedge clk or negedge rstn) begin : STATE_SEQUENCER
52.         state <= !rstn ? IDLE : next_state;
53.     end
54.
55.     always_comb begin : OUTPUT_LOGIC
56.         wr_bus = state == WR_DATA ? t_wr_data[7] : t_addr[15 - t_count];
57.         mode = t_mode;
58.         master_valid = state == ADDR_2 || state == ADDR_1 || state == WR_DATA;
59.         master_ready = state == RD_DATA;
60.         uart_register_out = t_rd_data;
61.         m_out_valid = state == CLEAN & t_count == 8;
62.         breq = state != IDLE && state != TIMEOUT_STATE;
63.         fifo_deq = state == DEQ;
64.     end
65.
66.     always_ff @(posedge clk or negedge rstn) begin : REG_LOGIC
67.         if (!rstn) begin
68.             t_count <= 0;
69.             t_wr_data <= 0;
70.             t_rd_data <= 0;
71.             t_addr <= 0;
72.             t_mode <= 0;
73.             timeout <= 0;
74.         end else begin
75.             case (state)
76.             FETCH: begin
77.                 t_wr_data <= fifo_data_in[7:0];
78.                 t_addr <= fifo_data_in[23:8];
79.                 t_mode <= fifo_data_in[24];
80.             end
81.
82.             REQ: begin
83.                 timeout <= 0;
84.                 t_count <= 0;
85.             end
86.
87.             ADDR_1: begin
88.                 timeout <= timeout + 1;
89.
90.                 if(slave_ready) begin
91.                     t_count <= t_count + 1;
92.                 end
93.             end
94.
95.             ADDR_2: if(slave_ready) begin
96.                 t_count <= t_count + 1;
97.             end
98.
99.             WR_DATA: if(slave_ready) begin
100.                 t_wr_data <= t_wr_data << 1;
101.                 t_count <= t_count + 1;
102.             end
103.
104.             RD_DATA: if(slave_valid) begin
105.                 t_rd_data <= {t_rd_data[6:0], rd_bus};
106.                 t_count <= t_count + 1;
107.             end
108.
109.             CLEAN: begin
110.                 t_count <= 0;
111.                 t_wr_data <= 0;
112.                 t_rd_data <= 0;
113.                 t_addr <= 0;
114.                 t_mode <= 0;
115.                 timeout <= 0;
116.             end
117.         endcase

```

```

118.         end
119.     end
120. endmodule

```

## 9.5. Slave Bus Bridge

```

1. module slave_bus_bridge#(
2.     parameter ADDR_WIDTH = 16,
3.     parameter DATA_WIDTH = 8,
4.     parameter SPLIT_EN = 0
5. )(
6.     input logic mode, wr_bus, master_valid, master_ready, rstn, clk, valid_in,
7.     input logic [DATA_WIDTH-1:0]uart_register_in,
8.     output logic [1+16+DATA_WIDTH-1:0]uart_register_out,
9.     output logic rd_bus, slave_ready, slave_valid, split, valid_out
10. );
11.
12. // local parameters
13. localparam COUNTER_LENGTH = $clog2(ADDR_WIDTH+DATA_WIDTH);
14. localparam NUM_STATES = 8;
15. localparam STATE_N_BITS = $clog2(NUM_STATES);
16.
17. // internal signals
18. logic [COUNTER_LENGTH-1:0]counter;
19. logic [ADDR_WIDTH-1:0]addr_in;
20. logic [DATA_WIDTH-1:0]data_in;
21. logic port_ready, port_valid;
22.
23. // definition of states
24. enum logic[STATE_N_BITS-1:0] {IDLE, ADDR_IN, DATA_IN, WRITE, READ, SEND, SPLIT,
SEND_RD_ADDR} state, next_state;
25.
26. assign slave_ready = port_ready;
27. assign slave_valid = port_valid;
28.
29. always_comb begin : NEXT_STATE_DECODER
30.     case (state)
31.         IDLE: next_state = ( ( master_valid == 1 ) ? ADDR_IN : IDLE );
32.         ADDR_IN: next_state = ( (counter < ADDR_WIDTH-1) ? ( (port_ready == 1 &&
master_valid == 1 ) ? ADDR_IN : IDLE ) : ( (mode == 1) ? DATA_IN : SEND_RD_ADDR ) );
33.         DATA_IN: next_state = ( (counter < ADDR_WIDTH+DATA_WIDTH) ? ( ( port_ready == 1 &&
master_valid == 1 ) ? DATA_IN : IDLE ) : WRITE );
34.         WRITE: next_state = IDLE;
35.         SEND_RD_ADDR: next_state = READ;
36.         READ: next_state = ( (valid_in) ? SEND : ( (SPLIT_EN ? SPLIT : READ) ) );
37.         SPLIT: next_state = ( (valid_in) ? SEND : SPLIT);
38.         SEND: next_state = ( (counter < DATA_WIDTH) ? SEND : IDLE );
39.         default: next_state = IDLE;
40.     endcase
41. end
42.
43. always_ff@(posedge clk or negedge rstn) begin : STATE_SEQUENCER
44.     if (!rstn) state <= IDLE;
45.     else state <= next_state;
46. end
47.
48. // OUTPUT DECODER
49. assign port_ready = (state == ADDR_IN) | (state == DATA_IN);
50. assign port_valid = (state == SEND);
51. assign split = (state == SPLIT);
52. assign rd_bus = uart_register_in[DATA_WIDTH-1-counter];
53.
54. always_ff@(posedge clk) begin : OUTPUT_DECODER
55.     case (state)
56.         IDLE: begin

```



```

57.         counter <= 0;
58.         addr_in <= 0;
59.         data_in <= 0;
60.         valid_out <= 0;
61.     end
62.
63.     ADDR_IN: begin
64.         addr_in[ADDR_WIDTH-1-counter] <= wr_bus;
65.         counter <= counter + 1;
66.     end
67.
68.     DATA_IN: begin
69.         data_in[DATA_WIDTH-1+ADDR_WIDTH-counter] <= wr_bus;
70.         counter <= counter + 1;
71.     end
72.
73.     WRITE: begin
74.         uart_register_out <= {mode, 2'b00, addr_in, data_in};
75.         valid_out <= 1;
76.     end
77.
78.     SEND_RD_ADDR: begin
79.         uart_register_out <= {mode, 2'b00, addr_in, 8'd0};
80.         valid_out <= 1;
81.     end
82.
83.     READ: begin
84.         valid_out <= 0;
85.         counter <= 0;
86.     end
87.
88.     SEND: begin
89.         if (master_ready == 1) counter <= counter + 1;
90.     end
91. endcase
92. end
93. endmodule

```

## 9.6. FIFO

```

1. module FIFO #(parameter WIDTH = 32, parameter DEPTH = 16) (
2.     input logic clk,
3.     input logic rstn,
4.     input logic [WIDTH-1:0] data_in,
5.     input logic enq,
6.     input logic deq,
7.     output logic [WIDTH-1:0] data_out,
8.     output logic empty
9. );
10.
11. logic [DEPTH-1:0][WIDTH-1:0] memory; //packed array
12. logic [$clog2(DEPTH):0] rd_ptr, wr_ptr;
13. logic full;
14.
15. assign data_out = memory[rd_ptr];
16. assign empty = (rd_ptr == wr_ptr);
17. assign full = (rd_ptr == wr_ptr + 1);
18.
19. always_ff @(posedge clk or negedge rstn) begin
20.     if(!rstn) begin
21.         rd_ptr <= 0;
22.         wr_ptr <= 0;
23.     end
24.
25.     else begin

```

```
26.         if (enq && !full) begin
27.             memory[wr_ptr] <= data_in;
28.             wr_ptr <= wr_ptr + 1;
29.         end
30.
31.         if (deq && !empty) begin
32.             rd_ptr <= rd_ptr + 1;
33.         end
34.     end
35. end
36.
37. endmodule
```