## **UNIVERSITY OF MORATUWA**

# Department of Electronic and Telecommunication Engineering Faculty of Engineering



EN4020 - Advanced Digital Systems
System Bus Design

## Group 01

190622R	Tharindu O.K.D
190338C	Kuruppu K.D.S.D.
190072E	Bandara E.M.D.A.
190018V	Abeywickrama K.C.S.


Date of Submission: 18/12/2023

# Contents

1. Ov	verview	4
2. Ad	ldress Allocation	5
3. Ma	aster	6
3.1.	Block Diagram	6
3.2.	State Diagram	8
4. Sla	ave	9
4.1.	Block Diagram	9
4.2.	State Diagram	10
5. Ar	biter	11
5.1.	Block Diagram	11
5.2.	State Diagram	15
6. Bu	ıs Bridge	15
6.1.	Slave Bus Bridge	16
6.2.	Master Bus Bridge	17
6.3.	Asynchronous RX TX	18
6.3	3.1. Transmitter	18
6.3	3.2. Receiver	19
7. Tiı	ming Analysis Report	20
7.1.	Constrains	20
7.2.	Constrains File	21
7.3.	Clocks Summary	23
7.4.	Summary (Setup)	23
7.5.	Summary (Hold)	23
7.6.	Summary (Recovery)	23
7.7.	Summary (Removal)	23
7.8.	Summary (Minimum Pulse Width)	24

	7.9.	Advanced I/O Timing
	7.9	1. Input Transition Times
	7.9	2. Signal Integrity Metrics
8.	Sim	rulation results
	8.1.	Master read transaction. 26
	8.2.	Master write transaction. 26
	8.3.	Master goes split
	8.4.	Slave read transaction
	8.5.	Slave write transaction.
	8.6.	Slave split transaction
	8.7.	Arbiter master 1 request transaction.
	8.8.	Arbiter both master request transaction.
9.	App	pendix29
	9.1.	Master 29
	9.2.	Slave30
	9.3.	Arbiter
	9.4.	Master Bus Bridge
	9.5.	Slave Bus Bridge 40
	9.6.	FIFO41

#### 1. Overview



Our bus consists of 2 masters, 3 slaves, and 1 bus bridge. Master 1 one has higher priority than master 2. The slaves have different internal memories, and they are denoted below. Furthermore, slave 2 supports split transaction.

Slave 1	2 KB
Slave 2	4 KB
Slave 3	4 KB

The slave bus bridge interfaces with the other team's bus and the masters on our bus views the slave bus bridge as a 10 KB memory space.

The 10 KB memory space for the bus bridge is made up in the following way.

The other bus's Slave 1	2 KB
The other bus's Slave 2	4 KB
The other bus's Slave 3	4 KB
Total	10 KB

When our team's bus gets connected with the other team's bus, one of the masters is replaced with the master bus bridge.

# 2. Address Allocation


Slave	Address
Slave 1 (2K)	0000 0XXX XXXX XXXX
Slave 2 (4K Split Enable)	0001 XXXX XXXX XXXX
Slave 3 (4K)	0010 XXXX XXXX XXXX
Bus Bridge (10K)	11XX XXXX XXXX XXXX

2K
4K (SPLIT)
4K

10K (BB)

## 3. Master


## 3.1. Block Diagram



Input Pin	Description
ack	Acknowledgment coming from arbiter to indicate that sent address is valid.
bgrant	Indicate that master has access to bus.
clk	Clock signal.
m_addr[150]	Address given to master from FPGA switches.
m_mode	Select mode of transaction. Read = 0, Write =1.  Given from push buttons.
m_start	Start the transaction. Connected to FPGA push button.
m_wr_data[70]	Data sending through bus in write transactions.  Connected to data_out port of BRAM.
rd_bus	Serial data input bus port.
rstn	Asynchronous active low reset signal.
slave_ready	Indicate slave is ready to receive.
slave_valid	Indicate data on rd_bus is valid.
split	Indicate slave goes to split mode.
Output pin	Description
breq	Request the bus.
m_rd_data[70]	Data received from read transactions. Connected to BRAM data_in port.
m_wr_en	Write enable signal for BRAM to store the data.


master_ready	Indicate master is ready to receive.
master_valid	Indicate data in wr_bus is valid.
mode	Read (mode = 0), write (mode = 1)
wr_bus	Serial data output bus.

## 3.2. State Diagram



## 4. Slave


## 4.1. Block Diagram



Input Pin	Description
clk	Clock signal
master_ready	Indicates master is ready to receive data
master_valid	Indicates the data in the wr_bus is valid
mode	Read (mode = 0), write (mode = 1)
ram_in[70]	Register to load the contents from slave BRAM memory
rstn	Active low reset signal
wr_bus	Serial data in port

Output Pin	Description
ram_addr_out[110]	Register to address the BRAM memory
ram_out[70]	Register to send data to the BRAM memory
ram_wr_en	Register to enable writing to the BRAM memory
rd_bus	Serial data out port
slave_ready	Indicates the slave is ready to receive data
slave_valid	Indicates the data in the rd_bus is valid
split	Indicates to the arbiter to split the transaction

## 4.2. State Diagram



# 5. Arbiter

# 5.1. Block Diagram


arbiter:arb		
	$\blacksquare$	bb_master_ready
bb_rd_bus		bb_master_valid
bb_slave_ready		bb_mode
bb_slave_valid		bb_wr_bus
clk		m1_ack
m1_breq		m1_bgrant
m1_master_ready		m1_rd_bus
m1_master_valid		m1_slave_ready
m1_mode		m1_slave_valid
m1_wr_bus		m1_split
m2_breq		m2_ack
m2_master_ready		m2_bgrant
m2_master_valid		m2_rd_bus
m2_mode		m2_slave_ready
m2_wr_bus		m2_slave_valid
rstn		m2_split
slave_split		s1_master_ready
s1_rd_bus		s1_master_valid
s1_slave_ready		s1_mode
s1_slave_valid		s1_wr_bus
s2_rd_bus		s2_master_ready
s2_slave_ready		s2_master_valid
s2_slave_valid		s2_mode
s3_rd_bus		s2_wr_bus
s3_slave_ready		s3_master_ready
s3_slave_valid		s3_master_valid
		s3_mode
		s3_wr_bus

Input Pin	Description
bb_rd_bus	Bus bridge serial data out bus.
bb_slave_ready	Indicate bus bridge is ready to receive.
bb_salve_valid	Indicate data on bb_rd_bus is valid.
clk	Clock signal
m1_breq	Request signal of Master 1.
m1_master_ready	Master 1 is ready to receive.
m1_master_valid	Data on m1_wr_bus is valid.
m1_mode	Read (mode = 0), write (mode = 1)
m1_wr_bus	Master 1 serial data out bus.
m2_breq	Request signal of Master 2.
m2_master_ready	Master 2 is ready to receive.
m2_master_valid	Data on m2_wr_bus is valid.
m2_mode	Read (mode = 0), write (mode = 1)
m2_wr_bus	Master 2 serial data out bus.
rstn	Asynchronous active low reset signal.
slave_split	Indicate slave 2 is going to split mode.
s1_rd_bus	Slave 1 serial data out port.
s1_slave_ready	Slave 1 is ready to receive.
s1_slave_valid	Data on s1_rd_bus is valid.

s2_rd_bus	Slave 2 serial data out port.
s2_slave_ready	Slave 2 is ready to receive.
s2_slave_valid	Data on s2_rd_bus is valid.
s3_rd_bus	Slave 3 serial data out port.
s3_slave_ready	Slave 3 is ready to receive.
s3_slave_valid	Data on s3_rd_bus is valid.
Output Pin	Description
bb_master_ready	Master is ready to receive data from bus bridge.
bb_master_valid	Data on bb_wr_bus is valid.
bb_mode	Read (mode = 0), write (mode = 1)
bb_wr_bus	Serial data in bus for bus bridge.
m1_ack	Acknowledgment for Master 1.
m1_bgrant	Bus grant signal for Master 1.
m1_rd_bus	Master 1 serial data in bus.
m1_slave_ready	Slave is ready to receive the data from master 1.
m1_slave_valid	Data on m1_rd_bus is valid.
m1_split	Indicate master 1 that slave goes to split.
m2_ack	Acknowledgment for Master 2.
m2_bgrant	Bus grant signal for Master 2.
m2_rd_bus	Master 2 serial data in bus.

m2_slave_ready	Slave is ready to receive the data from master 2.		
m2_slave_valid	Data on m2_rd_bus is valid.		
m2_split	Indicate master 2 that slave goes to split.		
s1_master_ready	Master is ready to receive data from slave 1.		
s1_master_valid	Data on s1_wr_bus is valid.		
s1_mode	Read (mode = 0), write (mode = 1)		
s1_wr_bus	Serial data in bus for slave 1.		
s2_master_ready	Master is ready to receive data from slave 2.		
s2_master_valid	Data on s2_wr_bus is valid.		
s2_mode	Read (mode = 0), write (mode = 1)		
s2_wr_bus	Serial data in bus for slave 2.		
s3_master_ready	Master is ready to receive data from slave 3.		
s3_master_valid	Data on s3_wr_bus is valid.		
s3_mode	Read (mode = 0), write (mode = 1)		
s3_wr_bus	Serial data in bus for slave 3.		

#### 5.2. State Diagram



## 6. Bus Bridge

There are two bus bridge modules:

- Slave bus bridge
- Master bus bridge

The slave bus bridge is a slave to our bus, and it interfaces with a master bus bridge in the other team's bus via UART. This interface is used to send transaction commands to slaves and receive data from slaves for READ requests in the other team's bus.


The master bus bridge is a master to our bus, and it interfaces with a slave bus bridge in the other team's bus via UART. This interface is used to receive transaction commands from masters and send data to masters for READ requests in the other team's bus.

The exchange of transaction commands is done through a UART port that facilitates transmission/reception of 25-bit width words per single transmission/reception. The 25-bit word is arranged in the following manner.

1	16	8
Mode	Address	Data


The exchange of data in a READ transaction is done through a UART port that facilitate transmission/reception of 8-bit width words per single transmission/reception. The entire 8-bit word is the data that need to be transmitted/received.

# 6.1. Slave Bus Bridge



Input Pin	Description			
clk	Clock signal			
master_ready	Indicates master is ready to receive data			
master_valid	Indicates the data in the wr_bus is valid			
mode	Read (mode = 0), write (mode = 1)			
rstn	Active low reset signal			
uart_register_in[70]	Register that holds the incoming data from uart			
valid_in	Indicates the data in the uart_register_in register is valid			
wr_bus	Serial data in port			
Output Pin	Description			
rd_bus	Serial data out port			
slave_ready	Indicates the slave is ready to receive data			
slave_valid	Indicates the data in the rd_bus is valid			
uart_register_out[240]	Register to hold the data that need to be sent via uart			
valid_out	Indicates that the data in the uart_register_out is valid			

# 6.2. Master Bus Bridge




Input Pin	Description			
ack	Acknowledgment coming from arbiter to indicate that sent address is valid.			
bgrant	Indicate that master has access to bus.			
clk	Clock signal			
fifo_data_in[240]	Data coming from FIFO.			
fifo_empty	Indicate that FIFO is empty.			
rd_bus	Serial data input bus port.			
rstn	Asynchronous active low reset signal			
slave_ready	Slave is ready to receive.			
slave_valid	Data on rd_bus is valid.			
split	Indicate that slave is going to split.			

Output Pin	Description		
breq	Request bus access from arbiter.		
fifo_deq	Dequeue data from FIFO.		
m_out_valid	Data on uart_register_out is valid.		
master_ready	Bus bridge is ready to receive.		
master_valid	Data on wr_bus is valid.		
mode	Read (mode = 0), write (mode = 1)		
uart_register_out[70]	Data received from read transaction.		
wr_bus	Serial data out bus.		

# 6.3. Asynchronous RX TX


## 6.3.1. Transmitter



Input Pin	Description					
clk	Clock signal					
data_tx[240]	Register to hold the data that need to be transmitted serially					
rstn	Active low reset signal					
valid_tx	Indicates the data in the data_tx register is valid and that data can be transmitted					

Output Pin	Description					
ready_tx	Indicates whether the module is busy with a transaction.					
	(Busy:1, Not Busy:0)					
sig_tx	Serial data out port					

## 6.3.2. Receiver



Input Pin	Description				
clk	Clock signal				
ready_rx	Indicates whether the received data has been recorded by another module (Recorded: 1, Not Recorded: 0)				
rstn	Active low reset signal				
sig_rx	Serial data in port				

Output Pin	Description					
data_rx[240]	Register to hold the data that is received					
valid_rx	Indicates the data in the data_rx register is valid and can be read by another module					

# 7. Timing Analysis Report

# 7.1. Constrains

Constrains	Value (ns)		
Clock Period	60		
Clock Uncertainty	3 (5%)		
Input Delay	24 (40%)		
Output Delay	24 (40%)		

#### 7.2. Constrains File

```
1. #******************
 2. # Time Information
          ********************
 3. #**
 4.
 5. set_time_format -unit ns -decimal_places 3
 6.
 7. #********************
 8. # Create Clock
 9. #******************
10. create clock -name {clk} -period 60.000 -waveform { 0.000 30.000 } [get ports {clk}]
13. # Create Generated Clock
15.
16. #********************
17. # Set Clock Latency
19.
21. # Set Clock Uncertainty
23.
24. set_clock_uncertainty -rise_from [get_clocks {clk}] -rise_to [get_clocks {clk}] -setup
3,000
25. set_clock_uncertainty -rise_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup
3,000
26. set clock uncertainty -fall from [get clocks {clk}] -rise to [get clocks {clk}] -setup
27. set_clock_uncertainty -fall_from [get_clocks {clk}] -fall_to [get_clocks {clk}] -setup
3.000
28.
30. # Set Input Delay
32.
33. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[0]}]
34. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[1]}]
35. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[2]}]
36. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[3]}]
37. set_input_delay -add_delay
                          -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[4]}]
38. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[5]}]
39. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {addr[6]}]
40. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[7]}]
41. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[8]}]
                                               24.000 [get_ports {addr[9]}]
42. set_input_delay -add_delay
                         -clock [get_clocks {clk}]
43. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[10]}]
44. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[11]}]
45. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[12]}]
46. set_input_delay -add_delay
                         -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[13]}]
47. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {addr[14]}]
48. set input delay -add delay -clock [get clocks {clk}]
                                               24.000 [get_ports {addr[15]}]
49. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {keysn[0]}]
50. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {keysn[1]}]
51. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {keysn[2]}]
52. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {keysn[3]}]
53. set_input_delay -add_delay -clock [get_clocks {clk}]
                                               24.000 [get_ports {m_ready_rx}]
                                               24.000 [get_ports {m_sig_rx}]
54. set_input_delay -add_delay -clock [get_clocks {clk}]
                         -clock [get_clocks {clk}]
                                               24.000 [get_ports {s_ready_rx}]
55. set_input_delay -add_delay
56. set_input_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {s_sig_rx}]
57.
58. #********************
59. # Set Output Delay
60. #********************
61.
62. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {hex0[0]}]
```

```
63. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                      24.000 [get_ports {hex0[1]}]
 64. set output delay -add delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {hex0[2]}]
65. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {hex0[3]}]
                              -clock [get_clocks {clk}]
 66. set_output_delay -add_delay
                                                       24.000
                                                             [get_ports {hex0[4]}]
                              -clock [get_clocks {clk}]
67. set_output_delay -add_delay
                                                       24.000
                                                             [get_ports
                                                                       {hex0[5]}]
68. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {hex0[6]}]
69. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {hex1[0]}]
                                                       24.000
                                                             [get_ports {hex1[1]}]
70. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
 71. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex1[2]}]
                              -clock [get_clocks {clk}]
72. set_output_delay -add_delay
                                                             [get_ports {hex1[3]}]
                                                       24.000
73. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex1[4]}]
74. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24,000
                                                             [get_ports {hex1[5]}]
                              -clock [get_clocks {clk}]
-clock [get_clocks {clk}]
 75. set_output_delay -add_delay
                                                       24.000
                                                              get_ports
                                                                       {hex1[6]}]
76. set_output_delay -add_delay
                                                       24.000
                                                             [get_ports
                                                                       {hex2[0]}]
77. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex2[1]}]
78. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {hex2[2]}]
                                                             [get_ports {hex2[3]}]
79. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
80. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex2[4]}]
81. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex2[5]}]
82. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex2[6]}]
                              -clock [get_clocks {clk}]
83. set_output_delay -add_delay
                                                       24.000
                                                             [get_ports {hex3[0]}]
                              -clock [get_clocks {clk}]
-clock [get_clocks {clk}]
84. set_output_delay -add_delay
                                                       24.000
                                                             [get_ports
                                                                       {hex3[1]}]
85. set_output_delay -add_delay
                                                       24.000
                                                             [get_ports
                                                                       {hex3[2]}]
86. set output delay -add delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex3[3]}]
                                                       24.000 [get_ports {hex3[4]}]
87. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                             [get_ports {hex3[5]}]
88. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000
89. set output delay -add delay
                              -clock [get_clocks {clk}]
                                                       24.000
                                                             [get_ports {hex3[6]}]
90. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {m1_ack_led}]
91. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                      24.000 [get_ports
{m1_master_ready_led}]
92. set_output_delay -add_delay
                              -clock [get_clocks {clk}] 24.000 [get_ports
{m1_master_valid_led}]
93. set output delay -add delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get ports {m1 mode led}]
94. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                      24.000 [get_ports
{m1_slave_ready_led}]
95. set_output_delay -add_delay
                              -clock [get_clocks {clk}] 24.000 [get_ports
{m1 slave valid led}]
96. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {m2_mode_led}]
97. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                       24.000 [get_ports {m_ready_tx}]
                              -clock [get_clocks {clk}]
-clock [get_clocks {clk}]
                                                       24.000
98. set_output_delay -add_delay
                                                             [get_ports {m_sig_tx}]
99. set_output_delay -add_delay
                                                       24.000 [get_ports {rstn_led}]
100. set_output_delay -add_delay
                              -clock [get_clocks {clk}]
                                                      24.000 [get_ports
{s1_master_ready_led}]
101. set output delay -add delay
                              -clock [get_clocks {clk}] 24.000 [get_ports
{s1_master_valid_led}]
102. set output delay -add delay
                             -clock [get_clocks {clk}] 24.000 [get_ports
{s1_slave_ready_led}]
103. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports
{s1 slave valid led}]
104. set_output_delay -add_delay -clock [get_clocks {clk}] 24.000 [get_ports {s_ready_tx}]
105. set output delay -add delay -clock [get clocks {clk}] 24.000 [get ports {s sig tx}]
106.
108. # Set Clock Groups
109. #***********************************
110.
112. # Set False Path
114.
116. # Set Multicycle Path
120. # Set Maximum Delay
122.
124. # Set Minimum Delay
```

## 7.3. Clocks Summary

Clocks Summary										
	Clock Name	Type	Type Period Frequency Rise Fall							
1	clk	Base	60.000	16.6	7 MHz	0.000	30.000			
Slow 1200mV 85C Model Fmax Summary										
< << Filter>>										
	Fmax	Rest	Restricted Fmax		Clock Name					
1	72.68 MHz	72.68 MHz			altera_reserved_tck					

#### 7.4. Summary (Setup)

Mul	Multi Corner Summary (3/3 corners)					
	Worst-case Corner	Clock	Slack	End Point TNS		
1	Slow 1200mV 85C Model	clk	0.301	0.000		

## 7.5. Summary (Hold)

N	Multi Corner Summary (3/3 corners)						
		Worst-case Corner	Clock	Slack	End Point TNS		
1		Fast 1200mV 0C Model	clk	0.127	0.000		

## 7.6. Summary (Recovery)

Mu	Multi Corner Summary (3/3 corners)						
	Worst-case Corner	Clock	Slack	End Point TNS			
1	Slow 1200mV 85C Model	clk	29.996	0.000			

#### 7.7. Summary (Removal)

Multi Corner Summary (3/3 corners)						
	Worst-case Corner	Clock	Slack	End Point TNS		
1	Fast 1200mV 0C Model	clk	25.038	0.000		

# 7.8. Summary (Minimum Pulse Width)

Mu	Multi Corner Summary (3/3 corners)						
	Worst-case Corner	Clock	Slack	End Point TNS			
1	Fast 1200mV 0C Model	clk	29.199	0.000			

# 7.9. Advanced I/O Timing

# 7.9.1. Input Transition Times


	Pin	I/O Standard	10-90 Rise Time	90-10 Fall Time
1	keysn[3]	2.5 V	2000 ps	2000 ps
2	clk	3.3-V LVCMOS	2640 ps	2640 ps
3	keysn[1]	2.5 V	2000 ps	2000 ps
4	keysn[0]	2.5 V	2000 ps	2000 ps
5	addr[9]	2.5 V	2000 ps	2000 ps
6	addr[5]	2.5 V	2000 ps	2000 ps
7	addr[13]	2.5 V	2000 ps	2000 ps
8	addr[1]	2.5 V	2000 ps	2000 ps
9	addr[6]	2.5 V	2000 ps	2000 ps
10	addr[10]	2.5 V	2000 ps	2000 ps
11	addr[14]	2.5 V	2000 ps	2000 ps
12	addr[2]	2.5 V	2000 ps	2000 ps
13	addr[7]	2.5 V	2000 ps	2000 ps
14	addr[11]	2.5 V	2000 ps	2000 ps
15	addr[15]	2.5 V	2000 ps	2000 ps
16	addr[3]	2.5 V	2000 ps	2000 ps
17	addr[8]	2.5 V	2000 ps	2000 ps
18	addr[4]	2.5 V	2000 ps	2000 ps
19	addr[12]	2.5 V	2000 ps	2000 ps
20	addr[0]	2.5 V	2000 ps	2000 ps
21	s_ready_rx	3.3-V LVCMOS	2640 ps	2640 ps
22	keysn[2]	2.5 V	2000 ps	2000 ps
23	m_ready_rx	3.3-V LVCMOS	2640 ps	2640 ps
24	s_sig_rx	3.3-V LVCMOS	2640 ps	2640 ps
25	m_sig_rx	3.3-V LVCMOS	2640 ps	2640 ps
26	altera_reserved_tms	2.5 V	2000 ps	2000 ps
27	altera_reserved_tck	2.5 V	2000 ps	2000 ps
28	altera_reserved_tdi	2.5 V	2000 ps	2000 ps
29	~ALTERA_ASDO_DATA1~	2.5 V	2000 ps	2000 ps
30	~ALTERA_FLASH_nCE_nCSO~	2.5 V	2000 ps	2000 ps
31	~ALTERA_DATA0~	2.5 V	2000 ps	2000 ps

# 7.9.2. Signal Integrity Metrics


	Pin	I/O Standard	10-90 Rise Time at FPGA Pin	90-10 Fall Time at FPGA Pin	Board Delay on Rise	Board Delay on Fa
l rst		'			,	,
	tn_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
	1_ack_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
	1_master_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
	1_slave_valid_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
	1_slave_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
	1_master_valid_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
	_master_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
_	_slave_valid_led	2.5 V	2.91e-09 s	2.74e-09 s	0 s	0 s
s1	_slave_ready_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
10 s1	_master_valid_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
11 m1	1_mode_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
2 m2	2_mode_led	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
3 he	x0[0]	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
4 he	x0[1]	2.5 V	2.91e-09 s	2.74e-09 s	0 s	0 s
5 he	x0[2]	2.5 V	4.18e-10 s	3.59e-10 s	0 s	0 s
l6 he	x0[3]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
	x0[4]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
18 he	x0[5]	2.5 V	2.9e-09 s	2.73e-09 s	0 s	0 s
	x0[6]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
	x1[0]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
	x1[1]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x1[2]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x1[3]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x1[4]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x1[5]	2.5 V	2.9e-09 s	2.73e-09 s	0 s	0 s
		2.5 V	2.9e-09 s	2.73e-09 s	0 s	0 s
	x1[6]					
	x2[0]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x2[1]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x2[2]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x2[3]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x2[4]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x2[5]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x2[6]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
	x3[0]	2.5 V	4.98e-10 s	4.96e-10 s	0 s	0 s
35 he	x3[1]	2.5 V	3.14e-10 s	3.39e-10 s	0 s	0 s
6 he	x3[2]	3.3CMOS	5.71e-09 s	5.48e-09 s	0 s	0 s
37 he	x3[3]	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
8 he	x3[4]	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
39 he	x3[5]	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
10 he	x3[6]	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
11 s_s	sig_tx	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
2 s_r	ready_tx	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
	_sig_tx	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
	_ready_tx	3.3CMOS	7.05e-10 s	6.68e-10 s	0 s	0 s
	era reserved tdo	2.5 V	8.74e-10 s	1.89e-09 s	0 s	0 s
	ALTERA DCLK~	2.5 V	2.95e-10 s	2.73e-10 s	0 s	0 s
	ALTERA nCEO~	2.5 V	4.81e-10 s	6.29e-10 s	0 s	0 s

## 8. Simulation results


#### 8.1. Master read transaction.




#### 8.2. Master write transaction.




## 8.3. Master goes split.




#### 8.4. Slave read transaction.




#### 8.5. Slave write transaction.




## 8.6. Slave split transaction.



## 8.7. Arbiter master 1 request transaction.



## 8.8. Arbiter both master request transaction.



## 9. Appendix

#### 9.1. Master

```
1. module master_port (
         input
 2.
                 logic
                             clk.
 3.
         input
                 logic
                             rstn,
  4.
         // connections to bus
  5.
         output logic
                             mode,
  6.
         input
                 logic
                             rd bus,
         output logic
                             wr_bus,
 7.
  8.
         input
                 logic
                             ack,
         output
 9.
                logic
                             master_valid,
10.
         input
                 logic
                             slave_ready,
         output
                             master_ready,
11.
                logic
 12.
         input
                 logic
                             slave_valid,
13.
         output
                logic
                             breq,
14.
         input
                 logic
                             bgrant,
15.
         input
                 logic
                             split,
16.
         // connections to master
17.
18.
                 logic[7:0] m_wr_data,
         input
19.
         output logic[7:0]
                             m_rd_data,
20.
         input
                 logic[15:0] m_addr,
 21.
         input
                 logic
                             m_mode,
22.
         output logic
                             m_wr_en,
23.
         input
                 logic
                             m start
24.);
25.
         enum logic[3:0] {IDLE, REQ, FETCH, ADDR_1, ADDR_2, WR_DATA, RD_DATA, CLEAN, SPLIT,
TIMEOUT STATE | state, next state;
         localparam TIMEOUT = 64;
26.
27.
28.
         logic[3:0] t_count;
29.
         logic[$clog2(TIMEOUT)-1:0] timeout;
30.
         logic[7:0] t_wr_data;
         logic[7:0] t_rd_data;
31.
         logic[15:0] t_addr;
32.
33.
                     t mode;
34.
         always_comb begin : NEXT_STATE_LOGIC
35.
36.
             case (state)
                 IDLE:
                                      next_state = m_start ? REQ : IDLE;
37.
38.
                 REQ:
                                      next_state = bgrant ? FETCH : REQ;
39.
                 FETCH:
                                      next_state = ADDR_1;
40.
                 ADDR_1:
                                      next_state = timeout != TIMEOUT - 1 ? ((t_count == 5 &
slave_ready) ? (ack ? ADDR_2 : CLEAN) : ADDR_1) : TIMEOUT_STATE;
                 TIMEOUT_STATE:
                                      next_state = REQ;
                 ADDR_2:
                                      next_state = (t_count == 15 & slave_ready) ? (t_mode ?
42.
WR_DATA: RD_DATA): ADDR_2;
43.
                 WR_DATA:
                                      next_state = (t_count == 7 & slave_ready) ? IDLE :
WR DATA;
                                      next_state = split == 0 ? ((t_count == 7 & slave_valid) ?
44.
                 RD DATA:
CLEAN : RD_DATA) : SPLIT;
45.
                 SPLIT:
                                      next_state = split ? SPLIT : RD_DATA;
46.
                 CLEAN:
                                      next_state = IDLE;
47.
                 default:
                                      next_state = IDLE;
48.
             endcase
49.
         end
50.
 51.
         always_ff @(posedge clk or negedge rstn) begin : STATE_SEQUENCER
             state <= !rstn ? IDLE : next_state;</pre>
52.
53.
54.
         always_comb begin : OUTPUT_LOGIC
55.
56.
             wr_bus = state == WR_DATA ? t_wr_data[7] : t_addr[15 - t_count];
57.
             mode = t mode;
             master_valid = state == ADDR_2 | state == ADDR_1 | state == WR_DATA;
59.
             master_ready = state == RD_DATA;
```

```
60.
              m_rd_data = t_rd_data;
              m_wr_en = state == CLEAN & t_count == 8;
 61.
 62.
              breq = state != IDLE && state != TIMEOUT_STATE;
 63.
 64.
 65.
         always_ff @(posedge clk or negedge rstn) begin : REG_LOGIC
 66.
              if (!rstn) begin
                  t_count <= 0;
 67.
 68.
                  t_wr_data <= 0;
                  t_rd_data <= 0;
 69.
 70.
                  t_addr
 71.
                  t_mode
                            <= 0;
 72.
                  timeout
 73.
              end else begin
 74.
                  case (state)
 75.
                      IDLE: begin
 76.
                          t_wr_data <= m_wr_data;
 77.
                           t_addr
                                     <= m_addr;
 78.
                                     <= m_mode;
                           t_mode
 79.
 80.
 81.
                      REQ: begin
                           timeout <= 0;
 82.
                           t_count <= 0;
 83.
                      end
 84.
 85.
 86.
                      ADDR_1:begin
 87.
                           timeout <= timeout + 1;</pre>
 88.
 89.
                           if(slave_ready) begin
 90.
                               t_count <= t_count + 1;
 91.
                           end
 92.
                      end
 93.
 94.
                      ADDR_2: if(slave_ready) begin
 95.
                           t_count <= t_count + 1;
 96.
 97.
 98.
                      WR_DATA: if(slave_ready) begin
 99.
                           t_wr_data <= t_wr_data << 1;</pre>
100.
                           t_{count} \leftarrow t_{count} + 1;
101.
102.
103.
                      RD_DATA: if(slave_valid) begin
104.
                           t_rd_data <= {t_rd_data[6:0], rd_bus};</pre>
105.
                           t_count <= t_count + 1;</pre>
106.
107.
                      CLEAN: begin
108.
109.
                          t count <= 0;
110.
                           t wr data <= 0;
111.
                           t_rd_data <= 0;
112.
                           t_addr
                                     <= 0;
113.
                           t_mode
                                     <= 0;
114.
                           timeout
                                   <= 0;
                      end
115.
                  endcase
116.
              end
117.
118.
         end
119. endmodule
```

#### 9.2. Slave

```
1. module slave_port_v2#(
2. parameter ADDR_WIDTH = 16,
3. parameter DATA_WIDTH = 8,
4. parameter READ_LATENCY = 4,
5. parameter SPLIT_EN = 0
```

```
6.)(
7.
        input logic mode, wr_bus, master_valid, master_ready, rstn, clk,
8.
        output logic rd_bus, slave_ready, slave_valid, split,
                logic[DATA_WIDTH-1:0]
9.
                                         ram in,
        input
10.
        output
                logic[DATA WIDTH-1:0]
                                         ram out
11.
        output logic[ADDR_WIDTH-1:0]
                                         ram_addr_out,
12.
        output logic
                                         ram_wr_en
13.);
14.
15. // local parameters
16. localparam COUNTER_LENGTH = $clog2(ADDR_WIDTH+DATA_WIDTH);
17. localparam NUM_STATES = 7;
18. localparam STATE N BITS = $clog2(NUM STATES);
19. localparam READ_COUNTER_LENGTH = $clog2(READ_LATENCY);
21. // internal signals
22. logic [COUNTER_LENGTH-1:0]counter;
23. logic [ADDR_WIDTH-1:0]addr_in;
24. logic [DATA_WIDTH-1:0]data_in;
25. logic port_ready, port_valid;
26. logic [READ_COUNTER_LENGTH:0]read_counter;
27.
28. // definition of states
29. enum logic[STATE N BITS-1:0] {IDLE, ADDR IN, DATA IN, WRITE, READ, SEND, SPLIT} state,
next_state;
30.
31. assign slave_ready = port_ready;
32. assign slave valid = port valid;
33. assign ram_wr_en = (state == WRITE);
34. assign ram_addr_out = addr_in;
35. assign ram_out = data_in;
36.
37. always comb begin : NEXT STATE DECODER
38.
        case (state)
39.
            IDLE: next_state = ( ( master_valid == 1 ) ? ADDR_IN : IDLE );
            ADDR_IN: next_state = ( (counter < ADDR_WIDTH-1) ? ( (port_ready == 1 &&
40.
master valid == 1 ) ? ADDR IN : IDLE ) : ( (mode == 1) ? DATA IN : READ ) );
            DATA_IN: next_state = ( (counter < ADDR_WIDTH+DATA_WIDTH) ? ( ( port_ready == 1 &&
master_valid == 1 ) ? DATA_IN : IDLE ) : WRITE );
42.
            WRITE: next_state = IDLE;
            READ: next_state = ( (read_counter == READ_LATENCY+1) ? SEND : ( (SPLIT_EN ? SPLIT :
43.
READ) ) );
            SPLIT: next_state = ( (read_counter == READ_LATENCY+1) ? SEND : SPLIT);
44.
45.
            SEND: next_state = ( (counter < DATA_WIDTH) ? SEND : IDLE );</pre>
            default: next_state = IDLE;
46.
47.
        endcase
48. end
49.
50. always ff@(posedge clk or negedge rstn) begin : STATE SEQUENCER
51.
        if (!rstn) state <= IDLE;</pre>
        else state <= next_state;</pre>
53. end
54.
55. // OUTPUT DECODER
56. assign port ready = (state == ADDR IN) | (state == DATA IN);
57. assign port_valid = (state == SEND);
58. assign split = (state == SPLIT);
59. assign rd_bus = ram_in[DATA_WIDTH-1-counter];
61. always_ff@(posedge clk) begin : OUTPUT_DECODER
62.
        case (state)
            IDLE: begin
63.
                counter <= 0;
64.
65.
                addr_in <= 0;
66.
                data_in <= 0;</pre>
67.
                read_counter <= 0;</pre>
68.
            end
69.
70.
            ADDR IN: begin
71.
                addr in ADDR WIDTH-1-counter <= wr bus;
```

```
72.
                  counter <= counter + 1;</pre>
73.
74.
75.
             DATA_IN: begin
                  data in[DATA WIDTH-1+ADDR WIDTH-counter] <= wr bus;</pre>
76.
77.
                  counter <= counter + 1;</pre>
78.
             end
79.
80.
             READ: begin
                  counter <= 0;
81.
82.
                  read_counter <= read_counter + 1;</pre>
83.
             end
84.
85.
             SPLIT: begin
86.
                  read_counter <= read_counter + 1;</pre>
             end
87.
88.
89.
             SEND: begin
90.
                  if (master_ready == 1) counter <= counter + 1;</pre>
91.
92.
         endcase
93. end
94. endmodule
```

#### 9.3. Arbiter

```
1. module arbiter#(
        parameter bus_priority = 0
 2.
 3.)(
 4.
        input
                logic
                             clk,
 5.
        input
                logic
                             rstn,
 6.
 7.
        // connections to master 1
        input
 8.
                logic
                             m1 mode,
 9.
        output logic
                             m1 rd bus,
                             m1_wr_bus,
10.
        input
                logic
11.
        output
                logic
                             m1 ack,
12.
        input
                logic
                             m1_master_valid,
        output logic
                             m1 slave ready,
13.
        input
14.
                logic
                             m1_master_ready,
        output logic
15.
                             m1_slave_valid,
16.
        input
                logic
                             m1_breq,
17.
        output logic
                             m1_bgrant,
18.
19.
        // connections to master 2
20.
        input
                logic
                             m2 mode,
21.
        output
                logic
                             m2 rd bus,
22.
        input
                logic
                             m2 wr bus,
        output logic
23.
                             m2_ack,
24.
        input
                logic
                             m2_master_valid,
25.
        output
                logic
                             m2_slave_ready,
26.
        input
                logic
                             m2_master_ready,
27.
        output
                logic
                             m2_slave_valid,
28.
        input
                logic
                             m2_breq,
29.
        output logic
                             m2_bgrant,
30.
31.
        // connections to slave 1
32.
        output logic
                             s1_mode,
33.
        output
                logic
                             s1 wr bus,
34.
                             s1_master_valid,
        output
                logic
35.
        output
                logic
                             s1_master_ready,
36.
        input
                logic
                             s1_rd_bus,
37.
        input
                logic
                             s1_slave_ready,
38.
        input
                logic
                             s1_slave_valid,
39.
```

```
40.
         // connections to slave 2
 41.
         output logic
                              s2 mode,
42.
                              s2_wr_bus,
         output
                 logic
43.
         output
                 logic
                              s2_master_valid,
                              s2 master ready,
44.
         output
                 logic
45.
         input
                 logic
                              s2_rd_bus,
46.
         input
                 logic
                              s2_slave_ready,
47.
         input
                 logic
                              s2_slave_valid,
 48.
49.
         // connections to slave 3
 50.
         output logic
                              s3_mode,
 51.
         output
                 logic
                              s3_wr_bus,
                              s3_master_valid,
 52.
         output
                 logic
                              s3_master_ready,
 53.
         output
                 logic
                 logic
 54.
         input
                              s3 rd bus,
 55.
         input
                 logic
                              s3_slave_ready,
         input
                 logic
                              s3_slave_valid,
 56.
 57.
         // connections to bus bridge
58.
 59.
         output logic
                              bb_mode,
                              bb_wr_bus,
 60.
         output
                 logic
                              bb_master_valid,
 61.
         output
                 logic
                              bb_master_ready,
 62.
         output
                 logic
 63.
         input
                 logic
                              bb rd bus,
         input
 64.
                 logic
                              bb_slave_ready,
 65.
         input
                 logic
                              bb_slave_valid,
 66.
 67.
         input
                 logic
                              slave split,
 68.
         output logic
                              m1_split,
 69.
         output logic
                              m2\_split
 70.);
71.
         enum logic[2:0] {IDLE, ADDR, CONNECTED, CLEAN, REQ1, REQ2, REQ12, SPLIT} state,
72.
next_state;
         enum logic[1:0] {S1, S2, S3, BB} slave;
73.
         enum logic[1:0] {NONE, M1, M2} split_owner;
74.
75.
76.
         logic[4:0] t_addr;
                    t_count;
 77.
         logic[4:0]
 78.
         logic
                     t_slave_ready;
 79.
         logic
                     bus_owner;
 80.
                     mode;
 81.
         logic
 82.
         logic
                     rd bus;
         logic
                     wr_bus;
 83.
 84.
         logic
                     ack;
 85.
         logic
                     master_valid;
                     slave_ready;
 86.
         logic
 87.
         logic
                     master_ready;
 88.
         logic
                     slave valid;
 89.
         logic
                     breq;
 90.
 91.
         always_comb begin : NEXT_STATE_LOGIC
             case (state)
92.
                 IDLE:
 93.
                                      begin
                                           if (split_owner == NONE)
94.
95.
                                               next_state = ( (m1_breq == 0) ? ( (m2_breq == 0) ?
IDLE : REQ2 ) : ( (m2_breq == 0) ? REQ1 : REQ12 ) );
                                          else if (slave_split == 0)
96.
97.
                                              next_state = CONNECTED;
98.
99.
                                              next state = ( (m1 breq == 0 | split owner == M1)
? ( (m2_breq == 0 || split_owner == M2) ? IDLE : REQ2 ) : ( (m2_breq == 0 || split_owner == M2)
? REQ1 : REQ12 ) );
100.
101.
                                      next_state = ( (m1 breq == 0) ? IDLE : (m1 master_valid) ?
                 REQ1:
ADDR : REQ1 );
102.
                 REQ2:
                                      next_state = ( (m2_breq == 0) ? IDLE : (m2_master_valid) ?
ADDR : REQ2 );
```

```
next_state = ( (m1_breq == 0 || m2_breq == 0) ? IDLE :
                 REQ12:
(m1_master_valid) ? ADDR : REQ12 );
                                      next_state = (t_count == 5 && master_valid) ? (ack ?
104.
                 ADDR:
CONNECTED : CLEAN) : ADDR;
                                      next state = (breq == 0) ? CLEAN : ((slave split &&
105.
                 CONNECTED:
(t_addr[4:1] == 4'b0001)) ? SPLIT : CONNECTED);
106.
                 SPLIT:
                                      next_state = IDLE;
107.
                 CLEAN:
                                      next_state = IDLE;
108.
                 default:
                                      next_state = IDLE;
109.
             endcase
110.
111.
         always ff @(posedge clk or negedge rstn) begin : STATE SEQUENCER
112.
             state <= !rstn ? IDLE : next_state;</pre>
113.
114.
115.
116.
         assign slave_ready = ack ? t_slave_ready : state == ADDR;
117.
         assign m1_bgrant = !bus_owner;
         assign m2_bgrant = bus_owner;
118.
119.
         assign m1_split = (split_owner == M1 ? slave_split : 0);
120.
         assign m2_split = (split_owner == M2 ? slave_split : 0);
121.
         always_comb begin
122.
             if (bus_priority == 0) begin
123.
124.
                 case (bus_owner)
125.
                     1'b1: begin
126.
                          mode
                                         = m2 mode;
                          m2 rd bus
                                         = rd bus;
127.
128.
                          wr_bus
                                         = m2_wr_bus;
129.
                          m2_ack
                                         = ack;
130.
                          master_valid
                                        = m2_master_valid;
131.
                          m2_slave_ready = slave_ready;
132.
                          master ready
                                        = m2 master ready;
                          m2_slave_valid = slave_valid;
133.
134.
                                         = m2_breq;
                          brea
135.
136.
                         m1 rd bus
                                         = 0;
137.
                         m1_ack
                                         = 0;
138.
                          m1_slave_ready = 0;
139.
                          m1_slave_valid = 0;
140.
                     end
141.
                     default: begin
142.
143.
                          mode
                                         = m1 mode;
144.
                          m1_rd_bus
                                         = rd_bus;
145.
                          wr bus
                                         = m1_wr_bus;
146.
                          m1_ack
                                         = ack;
                                        = m1_master_valid;
147.
                          master valid
148.
                          m1_slave_ready = slave_ready;
                          master ready = m1 master ready;
149.
150.
                          m1 slave valid = slave valid;
                                         = m1_breq;
151.
                          breq
152.
                                         = 0;
153.
                          m2_rd_bus
154.
                          m2 ack
                                         = 0;
155.
                          m2_slave_ready = 0;
156.
                          m2_slave_valid = 0;
157.
                     end
158.
                 endcase
159.
             end else begin
160.
                 case (bus_owner)
                     1'b0: begin
161.
                                         = m1_mode;
162.
                          mode
163.
                          m1_rd_bus
                                         = rd_bus;
                                         = m1_wr_bus;
164.
                          wr_bus
165.
                          m1 ack
                                         = ack;
166.
                          master_valid
                                        = m1_master_valid;
167.
                          m1_slave_ready = slave_ready;
168.
                          master ready
                                        = m1_master_ready;
169.
                         m1_slave_valid = slave_valid;
```

```
170.
                          breq
                                         = m1_breq;
171.
172.
                          m2_rd_bus
                                         = 0;
173.
                          m2_ack
                                         = 0;
                          m2_slave_ready = 0;
174.
175.
                          m2_slave_valid = 0;
                      end
176.
177.
178.
                      default: begin
179.
                                         = m2_mode;
                          mode
180.
                          m2_rd_bus
                                          = rd_bus;
181.
                          wr_bus
                                         = m2_wr_bus;
182.
                          m2 ack
                                         = ack;
183.
                          master_valid
                                        = m2_master_valid;
184.
                          m2_slave_ready = slave_ready;
                          master_ready = m2_master_ready;
185.
186.
                          m2_slave_valid = slave_valid;
187.
                          breq
                                         = m2_breq;
188.
189.
                          m1_rd_bus
                                         = 0;
                                         = 0;
190.
                          m1_ack
191.
                          m1_slave_ready = 0;
192.
                          m1_slave_valid = 0;
193.
                      end
194.
                 endcase
195.
             end
         end
196.
197.
198.
         always_comb begin : OUTPUT_LOGIC
199.
             case (t_addr[4:3])
200.
                  2'b11: begin
201.
                      slave = BB;
202.
                      ack = t_count > 1;
                  end
203.
204.
                  2'b00: begin
205.
206.
                      case (t_addr[2:1])
207.
                          2'b01: begin
208.
                              slave = S2;
209.
                              ack = t_count > 3;
210.
                          end
211.
                          2'b10: begin
212.
                              slave = S3;
                              ack = t_count > 3;
213.
214.
                          end
215.
                          2'b00: begin
                              case (t_addr[0])
216.
217.
                                  1'b0: begin
218.
                                      slave = S1;
219.
                                      ack = t_count > 4;
220.
221.
                                  1'b1: begin
222.
                                      slave = S1;
                                      ack = 0;
223.
224.
                                  end
225.
                              endcase
226.
                          end
                          default: begin
227.
                              slave = S1;
228.
                              ack = 0;
229.
230.
                          end
231.
                      endcase
232.
                  end
233.
                  default: begin
234.
                      slave = S1;
235.
                      ack = 0;
236.
                 end
237.
             endcase
238.
239.
             case (slave)
```

```
240.
                 S1: begin
                                  = mode;
= wr_bus;
241.
                     s1 mode
242
                      s1_wr_bus
243.
                     s1_master_valid = master_valid && ack;
                     s1_master_ready = master_ready;
244.
245.
                     t_slave_ready = s1_slave_ready;
                      slave_valid = s1_slave_valid;
246.
247.
                     rd_bus
                                     = s1_rd_bus;
248.
                                     = 0;
249.
                     s2_mode
                     s2_wr_bus = 0;
250.
                     s2_master_valid = 0;
251.
252.
                     s2_master_ready = 0;
253.
                                 = 0;
= 0;
254.
                     s3 mode
255.
                     s3 wr bus
256.
                     s3_master_valid = 0;
                     s3_master_ready = 0;
257.
258.
259.
                     bb_mode
                     bb_{wr}bus = 0;
260.
261.
                      bb_master_valid = 0;
                     bb_master_ready = 0;
262.
263.
                 S2: begin
264.
265.
                     s1 mode
                                     = 0;
                     s1_mode = 0;
s1_wr_bus = 0;
266.
                     s1_master_valid = 0;
267.
268.
                      s1_master_ready = 0;
269.
270.
                      s2_mode
                     s2_wr_bus = wr_bus;
271.
272.
                     s2 master_valid = master_valid && ack;
                     s2_master_ready = master_ready;
273.
                     t_slave_ready = s2_slave_ready;
slave_valid = s2_slave_valid;
rd_bus = s2_rd_bus;
274.
275.
                     rd_bus
276.
277.
278.
                     s3 mode
                                      = 0;
                     s3_wr_bus = 0;
279.
280.
                     s3_master_valid = 0;
281.
                     s3_master_ready = 0;
282.
283.
                      bb mode
                     bb_mode = 0;
bb_wr_bus = 0;
284.
285.
                      bb_master_valid = 0;
286.
                     bb_master_ready = 0;
287.
                 end
                 S3: begin
288.
289.
                     s1 mode
                                     = 0;
                     s1_wr_bus = 0;
290.
291.
                     s1_master_valid = 0;
292.
                     s1_master_ready = 0;
293.
294.
                     s2 mode
                     s2_mode = 0;
s2_wr_bus = 0;
295.
                     s2_master_valid = 0;
s2_master_ready = 0;
296.
297.
298.
                     299.
300.
301.
                     s3 master_valid = master_valid && ack;
302.
                     s3_master_ready = master_ready;
303.
                     t_slave_ready = s3_slave_ready;
304.
                      slave_valid = s3_slave_valid;
305.
                     rd bus
                                = s3 rd bus;
306.
307.
                     bb mode
                     bb wr bus = 0;
308.
                     bb_master_valid = 0;
309.
```

```
310.
                      bb_master_ready = 0;
311.
                  end
                  BB: begin
312.
313.
                      s1 mode
                                       = 0;
                                   = 0;
314.
                      s1_wr_bus
                      s1_master_valid = 0;
315.
316.
                      s1_master_ready = 0;
317.
318.
                      s2_mode
                      s2_wr_bus
319.
                                      = 0;
320.
                      s2_master_valid = 0;
321.
                      s2_master_ready = 0;
322.
323.
                      s3_mode
                                       = 0;
324.
                      s3 wr bus
                                      = 0;
                      s3_master_valid = 0;
325.
326.
                      s3_master_ready = 0;
327.
328.
                      bb_mode
                                      = mode;
329.
                      bb_wr_bus
                                      = wr_bus;
330.
                      bb_master_valid = master_valid && ack;
                      bb_master_ready = master_ready;
331.
332.
                      t_slave_ready = bb_slave_ready;
                      slave_valid = bb_slave_valid;
333.
                                  = bb_rd_bus;
334.
                      rd_bus
335.
                  end
336.
              endcase
337.
         end
338.
339.
         always_ff @(posedge clk or negedge rstn) begin : REG_LOGIC
340.
              if (!rstn) begin
341.
                              <= 0;
                  t_count
342.
                  t addr
                              <= 0;
343.
                  bus_owner <= 0;</pre>
344.
                  split owner <= NONE;</pre>
345.
              end else begin
346.
                  case (state)
347.
348.
                          if (split_owner != NONE && slave_split == 0) begin
349.
                               bus_owner <= (split_owner == M1 ? 0 : 1);</pre>
350.
                               t_addr[4:1] <= 4'b0001;
351.
                          end
                      end
352.
353.
354.
                      REQ1: begin
                          bus_owner <= 0;</pre>
355.
356.
357.
                      REQ2: begin
358.
359.
                          bus_owner <= 1;</pre>
360.
361.
362.
                      REQ12: begin
                          bus_owner <= bus_priority;</pre>
363.
364.
365.
                      ADDR: if (master_valid) begin
366.
367.
                          t_count <= t_count + 1;
                          t_addr[4 - t_count] <= wr_bus;
368.
369.
                      end
370.
371.
                      CONNECTED: begin
372.
                          t_count <= t_count + 1;
373.
374.
375.
                      SPLIT: begin
                          split_owner <= (bus_owner == 0) ? M1 : M2;</pre>
376.
377.
378.
379.
                      CLEAN: begin
```

```
380.
                          t_count <= 0;
381.
                          t addr <= 0;
382.
383.
                          if (bus_owner == 0 && split_owner == M1) split_owner <= NONE;
384.
                          else if (bus_owner == 1 && split_owner == M2) split_owner <= NONE;</pre>
385.
386.
                  endcase
387.
             end
388.
         end
389. endmodule
```

#### 9.4. Master Bus Bridge

```
1. module bb_master_port (
  2.
         input
                 logic
                              clk,
  3.
         input
                 logic
                              rstn,
  4.
         // connections to bus
  5.
         output logic
                              mode,
  6.
         input
                 logic
                              rd_bus,
  7.
         output
                 logic
                              wr_bus,
  8.
         input
                 logic
                              ack.
  9.
         output
                 logic
                              master_valid,
 10.
         input
                 logic
                              slave_ready,
 11.
         output
                 logic
                              master ready,
12.
         input
                 logic
                              slave_valid,
 13.
         output
                 logic
                              breq,
 14.
         input
                 logic
                              bgrant,
 15.
         input
                 logic
                              split,
 16.
 17.
         // connections to master
 18.
         input
                 logic[24:0] fifo_data_in,
 19.
                 logic[7:0] uart_register_out,
         output
 20.
         output
                 logic
                              m_out_valid,
21.
         input
                              fifo_empty,
                 logic
 22.
         output logic
                              fifo deq
 23.);
         enum logic[3:0] {IDLE, REQ, ADDR 1, ADDR 2, WR DATA, RD DATA, CLEAN, SPLIT,
 24.
TIMEOUT_STATE, FETCH, DEQ} state, next_state;
 25.
         localparam TIMEOUT = 64;
 26.
 27.
         logic[3:0] t_count;
 28.
         logic[$clog2(TIMEOUT)-1:0] timeout;
 29.
         logic[7:0] t_wr_data;
 30.
         logic[7:0] t_rd_data;
 31.
         logic[15:0] t_addr;
 32.
         logic
                     t mode;
33.
         always comb begin : NEXT STATE LOGIC
 34.
 35.
             case (state)
 36.
                 IDLE:
                                      next_state = !fifo_empty ? DEQ : IDLE;
 37.
                 DEQ:
                                      next_state = FETCH;
                                      next_state = REQ;
38.
                 FETCH:
39.
                 REQ:
                                      next_state = bgrant ? ADDR_1 : REQ;
                 ADDR_1:
                                      next_state = timeout != TIMEOUT - 1 ? ((t_count == 5 &
40.
slave_ready) ? (ack ? ADDR_2 : CLEAN) : ADDR_1) : TIMEOUT_STATE;
                 TIMEOUT_STATE:
41.
                                      next state = REQ;
                 ADDR 2:
                                      next_state = (t_count == 15 & slave_ready) ? (t mode ?
42.
WR_DATA : RD_DATA) : ADDR_2;
                 WR DATA:
                                      next state = (t count == 7 & slave ready) ? IDLE :
43.
WR DATA;
44.
                 RD DATA:
                                      next_state = split == 0 ? ((t_count == 7 & slave_valid) ?
CLEAN : RD_DATA) : SPLIT;
45.
                 SPLIT:
                                      next_state = split ? SPLIT : RD_DATA;
46.
                 CLEAN:
                                      next_state = IDLE;
47.
                 default:
                                      next_state = IDLE;
```

```
48.
              endcase
 49.
 50.
 51.
         always ff @(posedge clk or negedge rstn) begin : STATE SEQUENCER
              state <= !rstn ? IDLE : next_state;</pre>
 52.
 53.
 54.
         always_comb begin : OUTPUT_LOGIC
 55.
 56.
             wr_bus = state == WR_DATA ? t_wr_data[7] : t_addr[15 - t_count];
                   = t_mode;
 57.
 58.
             master_valid = state == ADDR_2 | | state == ADDR_1 | | state == WR_DATA;
             master_ready = state == RD_DATA;
 59.
             uart_register_out = t_rd_data;
 60.
             m_out_valid = state == CLEAN & t_count == 8;
 61.
             breq = state != IDLE && state != TIMEOUT_STATE;
 62.
 63.
              fifo deq = state == DEQ;
 64.
         end
 65.
         always_ff @(posedge clk or negedge rstn) begin : REG_LOGIC
 66.
             if (!rstn) begin
 67.
 68.
                  t_count <= 0;
 69.
                  t_wr_data <= 0;
                  t_rd_data <= 0;
 70.
 71.
                  t addr
                           <= 0;
 72.
                  t_mode
                            <= 0;
 73.
                  timeout
                           <= 0;
 74.
             end else begin
                  case (state)
 75.
 76.
                      FETCH: begin
                          t_wr_data <= fifo_data_in[7:0];</pre>
 77.
 78.
                          t_addr
                                    <= fifo_data_in[23:8];</pre>
 79.
                          {\sf t\_mode}
                                     <= fifo_data_in[24];
 80.
                      end
 81.
 82.
                      REQ: begin
                          timeout <= 0;
 83.
                          t_count <= 0;
 84.
 85.
 86.
 87.
                      ADDR_1:begin
 88.
                          timeout <= timeout + 1;</pre>
 89.
 90.
                          if(slave_ready) begin
 91.
                              t_count <= t_count + 1;
                          end
 92.
 93.
                      end
 94.
 95.
                      ADDR_2: if(slave_ready) begin
 96.
                          t_count <= t_count + 1;
 97.
                      end
 98.
 99.
                      WR_DATA: if(slave_ready) begin
100.
                          t_wr_data <= t_wr_data << 1;</pre>
                          t_count <= t_count + 1;
101.
102.
103.
104.
                      RD_DATA: if(slave_valid) begin
                          t_rd_data <= {t_rd_data[6:0], rd_bus};</pre>
105.
                          t_count <= t_count + 1;
106.
107.
                      end
108.
109.
                      CLEAN: begin
110.
                          t_count <= 0;
111.
                          t_wr_data <= 0;
112.
                          t_rd_data <= 0;
113.
                          t_addr
                                     <= 0;
114.
                          t_mode
                                     <= 0;
115.
                          timeout <= 0;
116.
                      end
117.
                  endcase
```

```
118. end
119. end
120. endmodule
```

#### 9.5. Slave Bus Bridge

```
    module slave_bus_bridge#(

        parameter ADDR_WIDTH = 16,
2.
        parameter DATA_WIDTH = 8,
3.
4.
        parameter SPLIT_EN = 0
5.)(
        input logic mode, wr_bus, master_valid, master_ready, rstn, clk, valid_in,
6.
        input logic [DATA WIDTH-1:0]uart register in,
7.
8.
        output logic [1+16+DATA_WIDTH-1:0]uart_register_out,
9.
        output logic rd_bus, slave_ready, slave_valid, split, valid_out
10.);
11.
12. // local parameters
13. localparam COUNTER_LENGTH = $clog2(ADDR_WIDTH+DATA_WIDTH);
14. localparam NUM STATES = 8;
15. localparam STATE_N_BITS = $clog2(NUM_STATES);
17. // internal signals
18. logic [COUNTER_LENGTH-1:0]counter;
19. logic [ADDR WIDTH-1:0]addr in;
20. logic [DATA WIDTH-1:0]data in;
21. logic port_ready, port_valid;
22.
23. // definition of states
24. enum logic[STATE_N_BITS-1:0] {IDLE, ADDR_IN, DATA_IN, WRITE, READ, SEND, SPLIT,
SEND_RD_ADDR} state, next_state;
25.
26. assign slave_ready = port_ready;
27. assign slave_valid = port_valid;
29. always_comb begin : NEXT_STATE_DECODER
30.
        case (state)
            IDLE: next_state = ( ( master_valid == 1 ) ? ADDR_IN : IDLE );
31.
            ADDR_IN: next_state = ( (counter < ADDR_WIDTH-1) ? ( (port_ready == 1 &&
master_valid == 1 ) ? ADDR_IN : IDLE ) : ( (mode == 1) ? DATA_IN : SEND_RD_ADDR ) );
            DATA_IN: next_state = ( (counter < ADDR_WIDTH+DATA_WIDTH) ? ( ( port_ready == 1 &&
master_valid == 1 ) ? DATA_IN : IDLE ) : WRITE );
            WRITE: next_state = IDLE;
35.
            SEND_RD_ADDR: next_state = READ;
            READ: next_state = ( (valid_in) ? SEND : ( (SPLIT_EN ? SPLIT : READ) ) );
36.
            SPLIT: next_state = ( (valid_in) ? SEND : SPLIT);
37.
38.
            SEND: next_state = ( (counter < DATA_WIDTH) ? SEND : IDLE );</pre>
            default: next state = IDLE;
40.
        endcase
41. end
42.
43. always_ff@(posedge clk or negedge rstn) begin : STATE_SEQUENCER
44.
        if (!rstn) state <= IDLE;</pre>
45.
        else state <= next_state;</pre>
46. end
47.
48. // OUTPUT DECODER
49. assign port_ready = (state == ADDR_IN) | (state == DATA_IN);
50. assign port_valid = (state == SEND);
51. assign split = (state == SPLIT);
52. assign rd_bus = uart_register_in[DATA_WIDTH-1-counter];
53.
54. always_ff@(posedge clk) begin : OUTPUT_DECODER
        case (state)
55.
            IDLE: begin
56.
```

```
57.
                  counter <= 0;
                  addr_in <= 0;
58.
59.
                  data_in <= 0;</pre>
60.
                  valid_out <= 0;</pre>
61.
             end
62.
63.
             ADDR_IN: begin
64.
                  addr_in[ADDR_WIDTH-1-counter] <= wr_bus;</pre>
65.
                  counter <= counter + 1;</pre>
66.
             end
67.
68.
             DATA_IN: begin
69.
                  data in[DATA WIDTH-1+ADDR WIDTH-counter] <= wr bus;</pre>
70.
                  counter <= counter + 1;</pre>
71.
             end
72.
73.
             WRITE: begin
                  uart_register_out <= {mode, 2'b00, addr_in, data_in};</pre>
74.
75.
                  valid_out <= 1;</pre>
76.
77.
78.
             SEND RD ADDR: begin
79.
                  uart_register_out <= {mode, 2'b00, addr_in, 8'd0};</pre>
                  valid_out <= 1;</pre>
81.
             end
82.
83.
             READ: begin
84.
                  valid out <= 0;</pre>
85.
                  counter <= 0;</pre>
86.
             end
87.
88.
             SEND: begin
                  if (master_ready == 1) counter <= counter + 1;</pre>
89.
90.
             end
91.
         endcase
92. end
93. endmodule
```

#### 9.6. FIFO

```
1. module FIFO #(parameter WIDTH = 32, parameter DEPTH = 16) (
        input logic clk,
        input logic rstn,
3.
4.
        input logic [WIDTH-1:0] data_in,
5.
        input logic enq,
 6.
        input logic deq,
        output logic [WIDTH-1:0] data_out,
7.
8.
        output logic empty
9.);
10.
11. logic [DEPTH-1:0][WIDTH-1:0] memory; //packed array
12. logic [$clog2(DEPTH):0] rd_ptr, wr_ptr;
13. logic full;
14.
15. assign data_out = memory[rd_ptr];
16. assign empty = (rd_ptr == wr_ptr);
17. assign full = (rd ptr == wr ptr + 1);
18.
19. always_ff @(posedge clk or negedge rstn) begin
20.
        if(!rstn) begin
21.
            rd_ptr <= 0;
            wr_ptr <= 0;
22.
23.
24.
25.
        else begin
```

```
26.
                if (enq && !full) begin
                     memory[wr_ptr] <= data_in;
wr_ptr <= wr_ptr + 1;</pre>
27.
28.
29.
30.
                if (deq && !empty) begin
   rd_ptr <= rd_ptr + 1;</pre>
31.
32.
                end
33.
34.
35. end
           end
36.
37. endmodule
```