
Processing Latency in Clock Cycles (L=32)
Measured via Questa Sim Testbench
Output Latency (in_valid to out_valid)
Total Busy Execution Cycles
Clock Cycles
0
20
40
60
80
100
120
140
35 cyc
73 cyc
37 cyc
127 cyc
37 cyc
72 cyc
LMS (W=12)
NLMS (W=12)
NLMS-Shift (W=12)
Processing Time at 50 MHz vs 8.138 kHz Sample Period
Sample Period = 122.88 us (percentages = share of period)
Output Latency @ 50 MHz (us)
Total Processing @ 50 MHz (us)
Time (microseconds, us)
0.0
0.5
1.0
1.5
2.0
2.5
3.0
3.5
4.0
0.70 us
(0.6%)
1.46 us
(1.2%)
0.74 us
(0.6%)
2.54 us
(2.1%)
0.74 us
(0.6%)
1.44 us
(1.2%)
LMS (W=12)
NLMS (W=12)
NLMS-Shift (W=12)