## PCB4302A\_A03\_pcb\_spec

```
1(2)
                           *** PCB SPECIFICATION FOR BARE BOARD MANUFACTURING ***
PRODUCT OWNER : Silicon Labs
DOCUMENT/BOARD : PCB4302A
                           : 2016.09.05.
DATE
REVISION : A03
                                                    PREPARED BY: Tamas Bodi
BOARDS pr PANEL: 12 (4 X 3)
PANEL SIZE: 210.2 x 205.4 mm
BOARD SIZE: 40.0 x 37.5 mm
BOARD THICKNESS: 1.6 mm +/- 10 % NO OF LAYERS : 4
                             : Glass Epoxy FR-4, NEMA Class 2, UL 94V-0, Tg min 150 C Materials in compliance with the ROHS and WEEE directives
MATERIAL(S)
                             : All PCB manufacturer's markings (Logo, Week/Year, UL) shall be put in the PCB frame. No marking on the board is allowed. (Avoid areas reserved for DataMatrix, Barcodes or Lables): IPC-A-600 (current revisions) Class 2, and IPC specifications
MARKINGS
QUALITY REQ.
                             refered to by IPC-A-600
: - Copper must not be added or removed from inside the board outline(s), without written consent/approval.
If applicable, the following requirements are valid:
- If Build-Up (Stack-Up) is specified, follow Build-Up,
GENERAL REO.
                                     otherwise use (board manufacturer) standard Build-Up.
                                    Break-away areas may be used for patterns, holes etc. by manufacturer for QA purposes. If V-CUT, use angle 30 +/- 5 degrees.
                                    V-CUT minimum remaining thickness 0.5 +/- 0.1 mm. Use of V-CUT test pads is allowed. Inner radius (contour/outline) 1.2 mm, unless stated
                                     otherwise.
COPPER THK.
                             : SEE BUILD-UP
COPPER PASSIV. : ENIG to meet IPC-4552 requirements (current revision)
                                  (Electroless Nickel/Immersion Gold)
                             : Solder Mask Color: BLACK (NB! NON-STANDARD)
Photo Polymer Wet film
RESIST MASK
                                to IPC-SM-840 Class T requirements (current revision)
Thickness minimum 8 um, maximum 20 um
PLUGGED/FILLED, IPC-4761 (current revision) Type IV-b
Plugged and Covered Both Sides, Low CTE Plugging Paste
VIA HOLES
See the via plug (.GPV) file(s).

LEGEND/SILKSCR.: WHITE, BOTH SIDES (TOP + BOT)

CONTROLLED IMP: Design has Controlled impedances. FOLLOW BUILD-UP STRICTLY!

Unless explicitly stated otherwise, controlled impedance
has been designed into the board. Use of test strip is
hence normally not required.

NOMINAL VALUES for Width, Spacing and VIA Diameter:
Cu TRACK(TRACE): Minimum conductor width : 0.152
                                                                                   : 0.152 mm (6 mils)
                             : Minimum conductor spacing : 0.152 mm (6 mils)
```

(SPECIFICATION CONTINUED ON NEXT PAGE)

Cu SPACING

MINIMUM VIA

: Minimum via pad diameter : 0.508 mm (20 mils)
Minimum via hole diameter : 0.250 mm (9.8 mils)
Dimensions for the finished board (after plating).

Min via hole may have more than one pad diameter.

## PCB4302A\_A03\_pcb\_spec

<	2(2)
BUILD UP :	L1 ====================================
TEST :	100% Electrical Test Optical test, AOI (with automatic scanner) Visual inspection (Generate netlist from Gerber and Drill files)  Avoid use of 2125 Prepreg  If NB! is used in this specification, it means: abbreviation for nota bene!, a Latin expression meaning "note well!"
the dri <sup>-</sup> NON-PLAT Under no	INFORMATION: imensions must be taken from the Excellon (.DRL) file(s), and ll report file(s) (.DRR). TED holes may have a small center marker in the Gerber files. o circumstance must these Gerber flashes be mistaken for the ill dimensions!
Dimensions for the Tolerances +/- 0.	ay contain slots (in a separate file). he finished board (after plating). .1 mm, unless specified differently. mm/-Via Size, unless specified differently.