



POWER


BUCK CONVERTERS

Power Sequence: +1V0 -> +1V8 -> +1V35 -> +3V3




DDR3 VTT Reg






Zynq Power


MAIN SUPPLIES (INT, AUX, DDR, MIO)




GROUND



UNUSED PINS



BANK SUPPLIES (0, 34, 35)



Reminder: Banks can run at differnet voltage


Sheet: /[02] - Zync Power/
File: ZyncPower.kicad_sch

Title:


Size: A3 Date: Rev:
KiCad E.D.A. 8.0.1 Id: 3/11

PROGRAMMABLE LOGIC (PL)

BANK 34



BANK 35





Sheet: /[03] - Programmable Logic (PL)/
File: PL.kicad_sch

Title:

Size: A3 Date: Rev:
KiCad E.D.A. 8.0.1 Id: 4/11


PROCESSING SYSTEM (PS)








GND

GND











JTAG


JTAG



BOOT MODE MIO STRAPPING PINS (ZYNQ TRM PAGE167)




FTDI JTAG PROGRAMMER




Sheet: /[05] - JTAG/				
File: JTAG.kicad_	_sch			
Title:				
Size: A3	Date:		Rev:	
KiCad E.D.A. 8.0.1			ld: 6/11	
	7		<u> </u>	

ZYNQ DDR

ZYNQ DDR INTERFACE




1GB DDR3




ETHERNET

POWER & DECAP




HIGH SPEED (OTG)




MECHANICAL & PERIPHERALS


MEZZANINE CONNECTORS




MOUNTING HOLES




FEDUCIALS



EARTH TO GROUND





Sheet: /[10] - Peripherals/		
File: Peripherals.kicad_sch		

Title:
Size: A3 Date:

 Size: A3
 Date:
 Rev:

 KiCad E.D.A. 8.0.1
 Id: 11/11