# **Direct MATLAB® to AMD** Vitis™ HLS Workflow

Transforming Algorithm to Hardware Implementation





#### **Agenda**

- 1. Introduction to MATLAB to AMD Vitis HLS Design Flow
- 2. Technical Details of MATLAB to Vitis HLS Design Flow
- 3. Coding Guidelines and Considerations
- 4. Examples and Benchmarks
- 5. Next Steps



## Introduction to MATLAB to AMD Vitis HLS Design Flow

A Partnership Between MathWorks and AMD







# MATLAB for Algorithm Development

# **Challenges in Hardware Implementation**

# Solution: AMD & MathWorks Partnership

MATLAB offers toolboxes ideal for architectural exploration and algorithm development

High cost and time associated with manual RTL coding

Models can be out of sync between RTL and MATLAB – Iterative process AMD and MathWorks
partnership now provides a
flow that can take MATLAB
algorithmic description to
AMD Adaptive SoC-optimized
RTL






#### MATLAB to AMD Vitis HLS Workflow

#### Direct path from MATLAB to AMD Vitis HLS...


- MATLAB code ⇒ Vitis HLS friendly C++
- Leverages Fixed-Point Designer to optimize floating and fixed-point algorithms
- Translates MATLAB testbench to C++ testbench for Vitis HLS
- Launches Vitis HLS csim and cosim
- Creates a Vitis HLS project







## MATLAB to AMD Vitis HLS Workflow – Usage Scenarios








#### MATLAB to AMD Vitis HLS Workflow - Use Models

Involving hardware developers is recommended...



## **Scenario 3** Algorithm developer gives C++ code to hardware developer MATLAB Code **HDL Coder HLS Friendly** C++ Code AMD Vitis HLS Iterate in C++ RTL





### Benefits of MATLAB to AMD Vitis HLS Design Flow

#### **Algorithm Developer**

 Stay within familiar MATLAB programming environment

Convert verified MATLAB algorithms to RTL without HDL programming

Get an early estimate of FPGA resource and power requirements

#### **Hardware Developer**

 Accommodate last minute changes in hardware implementation by leveraging automated flow -Eliminate errors

Faster simulation using MATLAB / C++ code

 Easy to retarget to different architectures – Source code is technology independent

# Technical Details of MATLAB to AMD Vitis HLS Workflow

#### Technical Details of MATLAB to AMD Vitis HLS Workflow


MATLAB®	Algorithm Design	Design in MATLAB using MATLAB syntax and functions, best practices
	Fixed-Point Conversion	Convert floating-point code to fixed-point code, and optimize fixed-point data types
	Code Generation	Generate AMD Vitis HLS C++ code and C++ testbench. Supports insertion of Vitis HLS pragmas in MATLAB code
<b>AMD</b> Vitis	User-Driven Optimization	Improvements through resource sharing, streaming, pipelining, array partitioning, and RAM mapping in Vitis HLS
	Verification	Supports simulation and verification of generated Vitis HLS C++ and RTL in Vitis HLS
	Deployment	Supports generation of synthesis scripts and deploy Vitis HLS generated HDL code to AMD adaptive SoCs and FPGAs



#### Standard Algorithm Development Flow Using MATLAB

```
function [y_out, delayed_xout] = mlhdlc_sfir(x_in,h_in1,h_in2,h_in3,h_in4)
% Symmetric FIR Filter
% declare and initialize the delay registers
persistent ud1 ud2 ud3 ud4 ud5 ud6 ud7 ud8;
if isempty(ud1)
  ud1 = 0; ud2 = 0; ud3 = 0; ud4 = 0; ud5 = 0; ud6 = 0; ud7 = 0; ud8 = 0;
% access the previous value of states/registers
a1 = ud1 + ud8: a2 = ud2 + ud7:
a3 = ud3 + ud6; a4 = ud4 + ud5;
% multiplier chain
m1 = h_in1 * a1; m2 = h_in2 * a2;
m3 = h_in3 * a3; m4 = h_in4 * a4;
% adder chain
a5 = m1 + m2; a6 = m3 + m4;
% filtered output
y_out = a5 + a6;
% delayout input signal
delayed xout = ud8;
% update the delay line
ud8 = ud7;
ud7 = ud6;
ud6 = ud5;
ud5 = ud4:
ud4 = ud3:
ud3 = ud2;
ud2 = ud1:
ud1 = x_in;
```

```
dt = 0.001;
N = T/dt+1;
sample_time = 0:dt:T;
df = 1/dt;
sample_freq = linspace(-1/2,1/2,N).*df;
% input signal with noise
x_{in} = cos(2.*pi.*(sample_time).*(1+(sample_time).*75)).';
% filter coefficients
h1 = -0.1339; h2 = -0.0838; h3 = 0.2026; h4 = 0.4064;
len = length(x_in);
y_out = zeros(1,len);
x_out = zeros(1,len);
for ii=1:len
   data = x in(ii);
   % call to the design 'mlhdlc_sfir' that is targeted for hardware
   [y_out(ii), x_out(ii)] = mlhdlc_sfir(data, h1, h2, h3, h4);
```




**MATLAB** Design

**Simulate Design** 


#### **Code Generation Tool Flow Setup**

- Create an HDL project and add the MATLAB design and testbench files
- Configure the code generation flow for MATLAB to HLS using the HDL Workflow Advisor
  - Float to fixed-point conversion
  - Target device
  - Clock frequency
- Flow automatically identifies fixed-point ranges and MATLAB datatypes through simulation-based analysis






#### Fixed-Point Designer for AMD Vitis HLS Fixed-Point




#### Fixed-Point Designer for AMD Vitis HLS Fixed-Point






#### **Automatic HDL Code Generation and Verification**

- Code Generation: HDL Coder generates synthesizable C++ code optimized for AMD Vitis™ HLS
- Verification: Invokes Vitis HLS C simulation and verifies the generated C++ code
- Synthesis: Invokes Vitis HLS to run C++ synthesis and RTL simulation




#### **User-Driven Optimization**

- Identify performance gaps using AMD Vitis HLS Summary Report and Analysis Viewers
- Manually add pragmas such as pipeline, inline, etc., to optimize and improve performance
- Iteratively refine and optimize results



## **Coding Guidelines and Considerations**

#### Supported MATLAB Syntax/Constructs for HLS Code Generation





### Supported MATLAB Features/Capabilities for HLS Code Generation

#### Features

- · Streaming of scalars, matrices, and structures
- Persistent variables and arrays
- Loading constants from MATLAB file using coder.load
- HLS-specific options in the source code
  - coder.hdl.loopspec
  - coder.hdl.constrainlatency
- Instantiation of user-provided C functions
- Sample-based and frame-based coding styles

#### Limitations

- Sizes and types of all variables need to be constant and known at compile time
- Persistent variables must be read before written
- System objects not supported

```
function [filtered signal, y, fc] = mlhdlc lms fcn(input, ...
                                               desired, step size, reset weights)
      % 'input' : The signal from Exterior Mic which records the ambient noise.
      % 'desired': The signal from Pilot's Mic which includes
                    original music signal and the noise signal
      % 'err_sig': The difference between the 'desired' and the filtered 'input'
                   It represents the estimated music signal (output of this block)
19
       % The LMS filter is trying to retrieve the original music signal('err sig')
      % from Pilot's Mic by filtering the Exterior Mic's signal and using it to
       % cancel the noise in Pilot's Mic. The coefficients/weights of the filter
       % are updated(adapted) in real-time based on 'input' and 'err sig'.
       % register filter coefficients
       persistent filter coeff;
       if isempty(filter coeff)
28
           filter coeff = zeros(1, 40);
       % Variable Filter: Call 'tapped_delay_fcn' function on path to create
       % 40-step tapped delay
       delayed_signal = mtapped_delay_fcn(input);
       % Apply filter coefficients
       weight applied = delayed signal .* filter coeff;
       % Call treesum function on matlab path to sum up the results
       filtered signal = mtreesum fcn(weight applied);
       % Output estimated Original Signal
       td = desired;
       tf = filtered_signal;
       esig = td - tf;
       y = esig;
       % Update Weights: Call 'update weight fcn' function on MATLAB path to
       % calculate the new weights
       updated_weight = update_weight_fcn(step_size, esig, delayed_signal, ...
                                          filter coeff, reset weights);
51
       % update filter coefficients register
       filter coeff = updated weight;
       fc = filter coeff;
```

## **Examples and Benchmarks**

#### **Demos and Examples**

- Filters
  - Symmetric FIR " sfir "
  - Kalman Filter " Kalman\_c "
  - Sobel Filter "sobel "
  - Least Mean squares filter " Lms\_fcn "
  - IIR Filter "iir\_filter"
- Vision
  - Histogram Equalizataion " heq "
  - Image Scaling "Image\_scale"
  - RGB Conversion " Rgb2yuv "
  - 2-D FIR Filter " 2DFIR "
  - Median Filter " Median\_filter "
- Crypto
  - Advanced Encryption System " aes "
- Comms
  - Communication Example "Comms\_data\_packet"
  - Viterbi Algorithm " viterbi "
  - Discrete Fourier Transform " df2t\_filter "
- Controls
  - Discrete Time Integrator " dti "

Demos are included in the MATLAB R2025a installation


A demo can be setup by the following command:

```
>> mlhdlc_demo_setup("<demo_name>");
```

For example, the Histogram Equalization Demo can be setup using:


```
>> mlhdlc demo setup("heq")
```

#### **Relative Performance and Utilization**





### **Next Steps & Call to Action**



**Download the MATLAB R2025a release!** 

#### **General Disclaimer and Attribution Statement 2025**

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

©2025 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Vitis, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Java is a registered trademark of Oracle and/or its affiliates.

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See mathworks.com/trademarks for a list of additional trademarks.

Python is a trademark of the Python Software Foundation. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.

# AMDI