


High-Performance AMD Vitis™ HLS Design with Task-Level Parallelism



# **Introduction to Vitis High-Level Synthesis**

Automated design process that converts high-level abstraction languages (such as C/C++ to RTL)



- > Faster design iteration and faster design verification
- Easy to retarget to different hardware with minimal changes to source code
- ➤ Generated RTL can be used as an IP directly within the Vivado™ tool or Vitis™ Model Composer
- > Generated kernels can be imported into Vitis IDE
- > 600+ library functions that are ready to use
- Support for parallel programming constructs to model desired implementation

# Agenda


1. Task-Level Parallelism Overview


2. Tasks

3. Channels

# **Task-Level Parallelism**

# Why Task-Level Parallelism (TLP)?







C/C++ code targeting Vitis<sup>TM</sup> HLS **must** be coded with a task-parallel architecture


- Performance
- Efficiency
- Synthesizability
- Timing closure



## **Different Kinds of Parallelism**








Two tasks with independent datapaths can execute in parallel

Subsequent tasks begin execution before previous tasks complete

One task can begin processing next iteration before current iteration has completed

## **Tasks and Channels**



# **Tasks**

## **Two Types of Task-Level Parallelism**

#### Control Driven

- Tool automatically generates task-level parallel region from sequential functions when the dataflow pragma is added
- Block-level control signals are generated that explicitly start and stop each process

#### Data Driven

- User explicitly dictates task-level parallelism
- Each task executes only in response to streaming data availability, like an infinite loop

## **Example of Control-Driven Task-Level Parallelism**

```
void diamond(data t vecIn[N], data t vecOut[N]) {
 data t c1[N], c2[N], c3[N], c4[N];
#pragma HLS dataflow
 funcB(c1, c3);
 funcC(c2, c4);
 funcD(c3, c4, vecOut);
void funcA(data t *in, data t *out1, data t *out2) {
for (int i = 0; i < N; i++) {
   data t t = in[i] * 3;
   out1[i] = t;
   out2[i] = t;
```

## **Definition of a Control-Driven Task**




- Control preserves sequential semantics and enables task synchronization
- Control is required for external memory interface access

## **Example of Data-Driven Task-Level Parallelism**

```
void diamond( hls::stream<data t> &vecIn,
              hls::stream<data t> &vecOut)
hls::stream<data t> c1,c2,c3,c4;
 hls thread local hls::task taskA(funcA,vecIn, c1, c2);
 hls thread local hls::task taskB(funcB,c1,c3);
 hls thread local hls::task taskC(funcC,c2,c4);
 hls thread local hls::task taskD(funcD,c3,c4,vecOut);
void funcA( hls::stream<data t> &in,
           hls::stream<data t> &out1
            hls::stream<data t> &out2) {
    data t t = in.read();
    out1.write(t);
    out2.write(t);
```

#### **Definition of a Data-Driven Task**



- Task execution is entirely driven by the data, which must be purely streaming
- Tasks run infinitely-simply reading from the input when data is available, processing the data, and writing to output when space is available



#### **Benefits of Control-Driven and Data-Driven TLP**

#### Control Driven

- Tool automatically infers task-level parallelism
- Allows memory-mapped data transfers in TLP regions

#### Data Driven

- More intuitive design style for purely streaming designs
- Enables a new class of designs
  - Designs requiring feedback
  - Data-dependent multi-rate behavior
- Provides additional C simulation capabilities
  - Concurrency simulation
  - Deadlock detection

## **Combining Control-Driven and Data-Driven TLP**

Control Driven Data Driven **Data-Driven TLP** supports feedback Load Task Task Task Data-Driven TLP supports this long latency task that Task executes sparingly (AKA "multi rate") Store Task Control-driven TLP handles memorymapped interfaces 

# Channels

#### **Overview of Channels**


#### HLS::Stream

- Sequential data transfer channel
  - Producer is allowed write access
  - Consumer is allowed read access

#### HLS::Stream\_of\_Blocks

- Supports data transfers with complex memory access patterns
- User has explicit control of control of blocks within channel and sharing between tasks


# First in First Out (FIFO)



#### **Overview of HLS::Stream**


- HLS::Stream is an HLS implementation of a FIFO
- Provides channel write and read accessor functions to the producer and consumer tasks, respectively
  - Also provides additional APIs:

```
• .empty(), .full(), .size(), and .capacity()
```






## **Parallel In Parallel Out (PIPO)**




## Overview of HLS::Stream\_of\_Blocks

- Explicit channel management
  - Mutex-like locks are used to acquire the next block from the stream for data access
- Allows for random access of each block while streaming a set of blocks



## **Example of HLS::Stream\_of\_Blocks**





## **Channels Summary**

#### HLS::Stream


- Implements a FIFO
- Sequential data access
- Abstractions for read and write to stream

#### HLS::Stream\_of\_Blocks

- User-controlled sharing of blocks between tasks
- Random access is allowed within a block

# Demo





## Task Level Parallelism Summary

- Allow users to properly express parallelism
- Key to achieving performance on real world HLS Designs
- Extends HLS capabilities to address a larger class of designs
- Implement a larger portion of your design in one HLS IP block

Maximize the Benefits of HLS

## **Recommended Next Steps**

New Vitis HLS landing page

https://www.xilinx.com/products/design-tools/vitis/vitis-hls.html

- Vitis HLS user guide
- Vitis HLS training
- Vits HLS forums
- GitHub Vits HLS tool introductory examples

# Questions



# 

# Demo

