Streamline the AMD Vitis™ HLS Workflow with the Performance Pragma


AMD Vitis HLS




Agenda

- Traditional HLS Optimization
- Challenges of Traditional HLS Optimization
- Simplifying Optimization with Performance Pragma
- Performance Pragma Methodology
 - Key differences with the traditional methodology
- Performance Pragma in Action: Convolution Design
- IDE Enhancements
- Summary & References
- Q&A

Traditional HLS Optimization



Challenges of Traditional HLS Optimization



In the regular workflow, achieving performance goals requires expertise
 in choosing the right combination of pragmas...

- Pragma-based designs can be less flexible and sensitive to changes
 - Vision library color detection uses over 40+ classic pragmas
 - unroll, pipeline, flatten...
 - Any changes to throughput goals could affect these 40+ pragmas...

Choosing the Right Combination of Pragmas can be a Challenge!!!



Simplifying Optimization with Performance Pragma



AMD Performance
Pragma simplifies HLS
optimization



Allows users to define a high-level throughput goal



Shifts manual pragma selection optimization burden to the compiler



Enables Automatic
Pragma Generation: No
more manual pragma
guessing!



Intelligently infers and applies optimizations (pipelining, unrolling, etc.)



Offers flexible throughput control via target specification



Tool automatically determines optimal pragma configuration



Represents a new, higher-level way to constrain design throughput



Provides a more intuitive and efficient path to desired performance

Performance Pragma

Performance Pragma can be applied to a top-level function and/or individual loops

Top-Level Performance Pragma

- Defines a design-wide throughput goal
- Guides the compiler to optimize the entire design
- Automatically infers and applies loop-level pragmas based on analysis

Loop-Level Performance Pragma

- Targets specific loops for local control
- Can be automatically inferred based on top-level performance pragma or manually applied
- Enables fine-grain optimization, infers classic pragmas (pipeline, unroll, etc...)

Benefits

New top-level performance goal representation

Design-wide analysis to validate performance goals

Helps achieve top-level performance pragma targets

Precise control of loop behavior

Offers a streamlined approach to guide the HLS optimization process to achieve optimal performance




Consider a video application aiming for a frame rate of 60 frames per second (60 fps)

Determine the top-level performance target (target_ti)

- To achieve the 60 FPS, the top-level function must be ready to process a new frame within 1/60th of a second
- Implies:

target_ti = 1 / throughput(FPS) = 1 / 60 seconds ≈ 16.67 ms



Offers a streamlined approach to guide the HLS optimization process to achieve optimal performance



Re-architect the Code for Dataflow

- Design necessitates a re-architecture for an explicit load-compute-store (LCS) modeling compatible
 with the dataflow pragma
- Allows AMD Vitis™ HLS to effectively:
 - Optimize the code
 - Exploit task-level parallelism

Offers a streamlined approach to guide the HLS optimization process to achieve optimal performance in the user's hardware implementation



Run C Simulation and Determine Loop Trip Counts

- That metric is crucial since the performance pragma algorithm requires loop budgeting...
- By default, variable loop bounds are assumed to be "1024," which can be inaccurate...
- For variable loop bounds, provide trip count information via the loop tripcount max=N pragma...

Offers a streamlined approach to guide the HLS optimization process to achieve optimal performance in the user's hardware implementation



Add the Top-Level Performance Target

Apply the desired performance goal using the top-level performance pragma
 #pragma HLS performance target_ti = 16.67 ms

Add/Update Local Performance Targets

- Identify performance-critical loops after C synthesis
- Specify loop-level performance targets for these critical loops
- Iteratively refine & re-synthesize until the design meets performance

Performance Pragma Methodology: Key Differences

Comparing the traditional approach (manual pragma insertion) to the top-level performance pragma workflow...

Top-Level Throughput Constraint

Unlike starting optimization at individual loop level, you define a system-wide performance target first

Needs Trip Count for Dynamic Loops

Provides the tool with crucial information for accurate performance estimation, especially for loops with variable iterations

May also need Loop-Level Performance Pragma

While the tool automates, you can still fine-tune specific bottlenecks for more granular control



Convolution 2D: Calculate the Performance Target

 Step 1
 ➡
 Step 2
 ➡
 Step 3
 ➡
 Step 4


Calculate the Performance Target Based on Throughput Goal

Goal: Convolution function process an HD 140 frames per second @ 300 MHz clock…

Determine the Top-Level Performance Target (target_ti)

Target Interval (target_ti) can be expressed in time (ms) *or* number of cycles:

- Time: 140 frames/sec hence: target_ti
 (milliseconds/frame) = 1000 /140 = 7.14 ms
- Cycles: 140 frames/sec at 300 MHz hence:
 - target_ti = (kernel freq.) / (throughput) =
 (300 * 10⁶ cycles/second) /140 =
 2,142,857.14 cycles/frame



Convolution 2D: Re-architect the Code for Dataflow



Re-architect the Code for Dataflow

Design necessitates a re-architecture to make
 load-compute-store explicit and apply the dataflow pragma

```
ReadFromMem stream Window2D Filter2D stream WriteToMem AXI
```

```
void Filter2DKernel(
                             coeffs [256],
        const char
        float
                             factor,
        short
                             bias,
        unsigned short
                             width,
        unsigned short
                             height,
        unsigned short
                             stride,
        const unsigned char src[MAX_IMAGE_WIDTH*MAX_IMAGE_HEIGHT],
        unsigned char
                             dst[MAX_IMAGE_WIDTH*MAX_IMAGE_HEIGHT])
#ifdef STEP1
#pragma HLS performance target_ti = 2142857
#endif
#pragma HLS dataflow
```

Convolution 2D: Run C Simulation with Code Analyzer

Step 1 → Step 2 → Step 3 → Step 4

Run C Simulation and Determine

Loop Trip Counts

- Run C simulation with Code Analyzer
- Add trip counts for dynamic variable loops

Convolution 2D: Add the Top/Loop-Level Performance Target (1/4)

Step 1 → Step 2 → Step 3 → Step 4

Add the Top-Level Performance Target

 Apply the top-level performance pragma using target_ti

```
void Filter2DKernel(
        const char
                             coeffs [256],
        float
                             factor.
        short
                             bias,
        unsigned short
                             width.
        unsigned short
                             height,
        unsigned short
                             stride,
        const unsigned char
                             src[MAX_IMAGE_WIDTH*MAX_IMAGE_HEIGHT],
        unsigned char
                             dst[MAX_IMAGE_WIDTH*MAX_IMAGE_HEIGHT])
#ifdef STEP1
#pragma HLS performance target_ti = 2142857
#endif
#pragma HLS dataflow
```

Convolution 2D: Add the Top/Loop-Level Performance Target (2/4)

Step 1 → Step 2 → Step 3 → Step 4

Identify Bottleneck Loops (if any)

 Here Window2D does not meet the performance target of 2,142,857.14 cycles/frame

MODULES & LOOPS	ISSUE	TARGET TI(CYCLES)	ESTIMATED TI(CYCLES)
	ti	2,142,857	45,915,038
entry_proc			
> ReadFromMem (2)	ti	2,073,873	2,074,007
∨ ● Window2D (1)		532,196,988	45,915,037
∨ e cupdate_window (2)		532,196,985	45,915,034
Outline_VITIS_LOOP_141_1		1	1
> Window2D_Pipeline_VITIS_LOOP_149_3 (1)			
> ● Filter2D (2)	ti	575,394	2,073,858
> WriteToMem (1)	ŧi	2,073,612	2,073,676

```
void Window2D(
        unsigned short
                              width,
       unsigned short
                              height,
       hls::stream<U8>
                             &pixel_stream,
                             &window_stream)
       hls::stream<window>
   // Line buffers - used to store [FILTER V SIZE-1] enti
   U8 LineBuffer[FILTER V SIZE-1] [MAX IMAGE WIDTH];
   // Sliding window of [FILTER_V_SIZE] [FILTER_H_SIZE] pi
   window Window;
   unsigned col ptr = 0;
   unsigned ramp_up = width*((FILTER_V_SIZE-1)/2)+(FILTER_
   unsigned num_pixels = width*height;
   unsigned num_iterations = num_pixels + ramp_up;
   const unsigned max_iterations = MAX_IMAGE_WIDTH*MAX_IM/
   // Iterate until all pixels have been processed
   update_window: for (int n=0; n<num_iterations; n++)</pre>
         #pragma HLS LOOP_TRIPCOUNT max=2087047
```


Convolution 2D: Add the Top/Loop-Level Performance Target (3/4)

Step 1 → Step 2 → Step 3 → Step 4

Add/Update Local Performance Targets

- Apply loop-level performance pragmas
 - Specify loop-level performance pragmas for the Window2D function to achieve target_ti

Convolution 2D: Add the Top/Loop-Level Performance Target (4/4)



Voila!! Meets performance!

Convolution 2D: Results





2,142,857.14 cycles/frame or 140 frames per second



Achieved



2,087,651 cycles/frame or ~144 frames per second

Category	Using Classic Pragmas	Using Performance Pragma
Target Interval	2,087,651	2,087,651
Optimizations Pragmas in the Design	8	3 (2.6X fewer pragmas)

Limitations of Performance Pragma in v2025.1

Features	Behavior/Limitation
ap_cint	The tool exits with an explicit warning message
ap_(u)int / ap_(u)fixed	No performance models are inaccurate
Big constant arrays of ap_int / ap_fixed	
	Using them with macro NON_C99STRING will result in a compilation error
std::complex <ap_fixed></ap_fixed>	Lead to a compiler error on Windows
HLS IP blocks (FFT, FIR,), hls_math.h, ap_wait, hls::vector, ap_axis/ap_axiu	No performance models are inaccurate
hls::stream_of_blocks, hls::task, hls::split / hls::merge, hls::print, hls::half, ap_utils.h, hls_fpo.h, ap_float, RTL Blackboxes, OpenCL, hls::burst_maxi, hls::fence, hls::directio	The tool exits with an explicit warning message
Deprecated HLS pragmas	Assertion failure
Function pipeline with sub loop(s)	Assertion failure

IDE Enhancements

Redesigned Table for Synthesis Report



- 1. Updated table in response to new performance pragma
- 2. Richer report visualization: Instantly toggle cycles/ns for clearer insights
- Greater filtering capability
- 4. Icons and colorization for csynth_design results condensation



Pragma Overlays in Source Editor

- (1) HLS performance pragma (top-level function)
- (2) (4) Inferred pragmas from (1)

```
ৢ <del>০০</del> - ○ - ○ - চা 🚹 🔲 🖯
Welcome X () vitis-comp.json X + ++ Settings X Commatrix_vector_base.c 1 X
  matrix_vector_base.c > ...
        #define SIZE 8
        typedef int BaseType;
        void matrix vector(BaseType M[SIZE][SIZE], BaseType V In[SIZE], BaseType V Out[SIZE]) {
      BaseType i, j;
         2 MET=yes TARGET=64, ESTIMATE=48 (CYCLES)
            #pragma HLS performance target ti=SIZE*SIZE
        data loop:
         TARGET=40, ESTIMATE=32 (CYCLES) | • #pragma HLS performance target_ti=40 | • #pragma HLS pipeline ii=5
            for (i = 0; i < SIZE; i++) {
                BaseType sum = 0;
            dot product loop:
                ●#pragma HLS performance target_ti=1 | ●#pragma HLS unroll complete
               for (j = 0; j < SIZE; j++) {</pre>
                     sum += V_In[j] * M[i][j];
                V_Out[i] = sum;
```

Review optimizations made by the performance pragma...



Summary



Performance Pragma simplifies complex HLS optimization by enabling users to define a high-level throughput goal, shifting the optimization burden to the compiler for automatic pragma generation and application of key transformations, offering flexible throughput control and a more efficient path to desired hardware performance.

Q&A

References

- 1. <u>Vitis™ HLS Introductory Examples</u>
- 2. Vitis HLS Doc
- 3. Vitis HLS Product Page Vitis HLS
- 4. Vitis HLS tutorial

Disclaimers

The information contained herein is for informational purposes only and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18u.

© 2025 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Vitis, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective owners. Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with the system manufacturer for specific features. No technology or product can be completely secure.

AMDI