
U34
8/14PIN
12MHz
U10
Z80CPU
Z84C0006
Z84C0020
U11
AS6C4008
RAM 512K
RAW
80000
FFFFF
(55nS)
U12
SST39SF040
Flash
ROM 512K
RAW
00000
7FFFF
(55nS)
U31
74AHC541
U32
74AHCT245
U5
PAGE REG
(10nS)
SRAM 8K/32K
AS7C256C-10
U30
I/O Decode
(11nS)
74ACT138D
U23
Mem Decode
(11nS)
74ACT138D
U18
U21
U3
U6
U25
U24
74AHCT244NS
U42
74HCT273NS
ZA[0..15]
ZD[0..7]
MHA[13..23]
{BADDR}
BD[0..7] Bus Data
PDA[16..20]
When paging is disabled and a bus master doesn't have control, MHA20–23 are low (from the ZA 'hold' logic).
Note: Drive ZNMI–, ZCPURST–, and BRDRST– low with open-collector device.
ZA = Z80 Addr
PDA = Pulled Down Addr (A16–A20)
MHA = Memory High Addr (A13–A20)
BA = Bus Addr (A0–A23)
ZD = Z80 Data
BD = Expansion Bus Data
BCTRL = Expansion Bus CTRL (MREQ,IORQ,RD,WR)
Copyright 2025 AESilky & SMcCown
SilkyDESIGN
Sheet: /MainBoard–CPU_Decode/
File: mainboard.kicad_sch
Title: Z80, Clk, Rst, Decode, Mem
Size: User
Date: 2026–02–07
KiCad E.D.A. 9.0.7
Rev: PR8.2.A
Id: 2/4