Srivatsa Vasudevan

Practical UVM

Step by Step with IEEE 1800.2

© Srivatsa Vasudevan 2011-2020.

All rights reserved. No part of this publication may be reproduced, distributed, or transmitted in any form or by any means, including photocopying, recording, or other electronic or mechanical methods, without the prior written permission of the author, except in the case of brief quotations embodied in critical reviews and certain other noncommercial uses permitted by copyright law. For permission requests, write to the publisher, addressed "Attention: Book Permissions," at the address below or via email to Srivatsa (at) uvmbook (dot) com or Srivatsa (at) gmail (dot) com.

The programs and code in this book have been included for their instructional value. While care was taken during the preparation of this book, no warranty or fitness is implied. The author assumes no liability for errors, omissions, or for damages resulting from the use of the information contained herein. All references to known as trademarks or service marks have been appropriately indicated.

All code within this text was compiled and simulated with Synopsys® VCS P-2019.06 using Accellera UVM and the IEEE-1800.2 release.

International Edition. February 2020.

The author offers discounts when ordered in quantity. Special discounts are available on quantity purchases by corporations, associations, and others.

ISBN: 978-0-9977896-1-4

For more information, please contact:

Srivatsa Vasudevan 5567 Kimberly Street, San Jose CA 95129 United States of America.

Cover Design: Fourth Dimension Inc.

This book is dedicated to:

The ONE by whose Grace,

A mute can speak eloquently,

A lame person can climb a mountain,

And for whom, nothing is impossible.

Our families and friends for supporting us on this incredible journey.

Contents

Please Read! Important Note for the IEEE Edition xv				
UV	М Со	ding Guidelines and UVM Linting	XXV	
Glo	ssary		xxix	
IE	Migr	oo.2 - The New UVM Standard rating from UVM 1.2. Migrating to UVM 1.2 from UVM 1.1* prior to moving to IEEE 1800.2 UVM Versioning Porting Hints Removing Dependencies on `uvm_do Macros re Work on the IEEE Standard	2 2 3 4 4 5	
Cha	anges	Between the First Edition and the IEEE Edition	7	
Par	t I UV	VM QuickStart		
1	Begi 1.1 1.2 1.3	The DUT A Verilog Testbench A SystemVerilog Testbench	11 11	
2	The 2.1 2.2 2.3	UVM Testbench How Does UVM Help You? Some UVM Terminology Creating a UVM Testbench 2.3.1 Create the Testbench Top-Level Module 2.3.2 Clocks and Reset 2.3.3 Connect the Interfaces	19 21 22 22 22	
	2.4	Create UVM Testbench Environment for the DUT 2.4.1 Environment Class 2.4.2 Master Agent 2.4.3 Slave Agent 2.4.4 Scoreboard 2.4.5 Coverage	24 25 25 26	
	2.5	Connect Testbench to DUT	28	
	2.6	Starting the Tests From the Command Line 2.6.1 How Does the Test Proceed? 2.6.1.1 Build Phase.	31 31	

viii Contents

		2.6.1.2 Connect Phase 2.6.1.3 Run Phase 2.6.1.4 End of Test	35
	2.7	Summary and Coding Guidelines	
3	Gen	nerating Stimulus to Verify The DUT	41
	3.1	Creating Your Transaction Stimulus	
		3.1.1 Constraining Data Items	
		3.1.1.1 Valid Value Constraints	
		3.1.1.2 Correctness Constraints	
		3.1.1.3 Reasonability/Sane Constraints	47
		3.1.2 Inheritance and Constraint Layering	50
	3.2	Creating Sequences	
	3.3	Using the Sequence in a Test Case	
	3.4	Exercises for Further Exploration	
Pa	rt II U	JVM Building Blocks	
4	UVN	M Core Utilities in IEEE 1800.2	57
	4.1	Simple Example Classes	
	4.2	Object Creation	
		4.2.1 Create	
		4.2.2 Clone	
	4.3	Common Operations on Objects	
		4.3.1 Copy	
		4.3.2 Compare	
		4.3.3 Print	
		4.3.4 Packing And Unpacking	72
	4.4	Core Operations Summary	75
	4.5	UVM Macros to Simplify Things	75
		4.5.1 Considerations When Using The Macros	78
	4.6	A Complete Class in UVM	79
	4.7	Coding Guidelines	81
	4.8	Before Proceeding Further.	81
5	UVN	M Factory	83
	5.1	Need for a Factory Pattern in UVM	83
	5.2	UVM Factory Operation	84
	5.3	Factory Behavior for Parameterized and NonParameterized Classes	87
	5.4	Using the Factory	88
	5.5	Replacing Components Using a Factory	88
		5.5.1 Type Overrides	89
		5.5.2 Instance Specific Overrides	91
		$oldsymbol{arepsilon}$	92
	5.6		93
	5.7	New Features in IEEE 1800.2	93
		r	94
		real real real real real real real real	94
		5.7.1.2 Step 2: Instance Abstract Component in your Environment	
		1 1 1	95
			95
		5.7.1.5 Step 5. Create the Override Class	
		5.7.1.6 Step 6: Set up Override in Top-level Testbench	
		5.7.2 Abstract Classes	96

Contents ix

		5.7.3	Type Aliasing	97
6	Rep	_	nfrastructure	
	6.1	Elemer	nts of a UVM Report	100
		6.1.1	Severity Specification	
		6.1.2	Verbosity Settings	101
		6.1.3	Handling Specification	
		6.1.4	API Presented By UVM Components to Generate Messages	
	6.2	Repor	ting Subsystem - Practical Applications	104
		6.2.1	Controlling Reporting from the Command Line	105
		6.2.2	Controlling Verbosity	105
		6.2.3	Logging Messages to a File	106
		6.2.4	Demoting Reports From One Level to Another	106
		6.2.5	Catching Reports and Changing Them	107
		6.2.6	Using Reporting Infrastructure with Assertions and Modules	
	6.3	Behavi	or Differences between UVM 1.2 and IEEE 1800.2	
	6.4		ses for Further Exploration	
Con	figur	ation an	d Resource Databases	109
	7.1		ce Database Infrastructure	
	7.2		Database Infrastructure	
	7.3		for Setting Values in the Database	
	7.4	•	eatures in IEEE 1800.2	
	7.5		Regular Expressions in UVM	
	7.6		ging	
	7.7		nance Tuning and Coding Guidelines	
UVI	И Co	mponen	t Hierarchy	117
	8.1		ew of Capabilities Provided by UVM Component	
	0.1	8.1.1	Construction and Hierarchy Management	
		8.1.2	Component Configuration	
		8.1.3	Factory Interface	
		8.1.4	Reporting Interface	
	8.2		S Provided for UVM Components	
	8.3		Library Component Classes	
	0.5	8.3.1	UVM Driver	
		0.5.1	8.3.1.1 Providing Driver Extensibility	
			8.3.1.2 Other Driver Types - Push Driver	
			8.3.1.3 Other Driver Variants	
		8.3.2		
			Monitor	
		8.3.3	Sequencer	
		8.3.4	Agent	
			8.3.4.1 Agent Configuration	
			8.3.4.2 Agent Build Phase	
			8.3.4.3 Agent Connect Phase	
		8.3.5	Subscriber	
		8.3.6	Scoreboard	
	8.4		VM Environment	
		8.4.1	Environment Class	
		8.4.2	Top Level Test	
	8.5		onent Configuration	
	8.6	New Fo	eatures in IEEE 1800.2	148
	8.7	Creatin	g and Using UVM Components - Guidelines	151

Contents

Callback	s	153
9.1	Creating Callbacks in Components	153
	9.1.1 Step 1: Create Virtual Callback Class	154
	9.1.2 Step 2: Register the Callback Class	156
	9.1.3 Step 3: Place the Callback Class Hook in Driver Code	156
	9.1.4 Step 4: Extend and Use the Callback Class	
9.2	User Applications of Callbacks	
	9.2.1 Typewide Callbacks	
	9.2.2 Instance Specific Callbacks	
9.3	Order of Execution of Callbacks.	
9.4	New in IEEE - get_all callbacks	
9.5	UVM Event Callbacks	
9.6	Debugging Callbacks	
9.7	Exercises for Further Exploration	
2.1	Exercises for 1 druid Exploration	102
	ion Layer Communication	
10.1	Basics of Transaction Level Communication	
	10.1.1 Put Port	165
	10.1.2 Get Ports	
	10.1.3 Understanding Blocking and Non Blocking Methods	167
	10.1.4 Peek	168
	10.1.5 Analysis Ports	168
10.2	Connecting Transaction-Level Components	169
10.3	UVM TLM - Ports Summary	171
10.4	UVM TLM 2	172
	10.4.1 Blocking Transports	
	10.4.2 NonBlocking Transports	
10.5	Sockets	
	Time	
	Connecting TLM2 Ports and Sockets	
	Generic Payload	
	Extensions	
	mmand Line Processor	
11.1	Command Line Processor Basics	183
	Built in Arguments	
11.3	Available Global Settings	183
11.4	Controlling Simulation Behavior	184
	11.4.1 Verbosity	185
	11.4.2 Severity	185
	11.4.3 Configuration	185
	11.4.4 Starting Sequences From a Command Line	186
	11.4.5 Factory Command Line Interface	186
11.5	Debug Switches	187
11.6	Custom Command Line Processor Examples	187
	Exercises for Further Exploration	
TIX/0.5 P		101
	gister Abstraction Layer	
	Typical UVM Register Use Model	
	Components of a Register Model	
	Register Maps	
	Register Model Architecture	
12.5	Register Model API	
	12.5.1 Register Model Creation API	196

Contents xi

	12.5.2	Register Model Hierarchy Traversal API) 7
	12.5.3	Register Model Access API	
		12.5.3.1 Reset	
		12.5.3.2 Read/Write	98
		12.5.3.3 Get/Set	
		12.5.3.4 Peek/Poke	
		12.5.3.5 Randomize	
		12.5.3.6 Update	
		12.5.3.7 Mirror	
	12.5.4	Front Door Access	
	12.5.5	Back Door Access	
12.6		nce Between Backdoor and Peek/Poke Operations	
		ge of Register Models	
		nization of Register Models	
12.0	Custon	inzation of Register Models	Ю
Phasing i	in UVM)7
		on Domain Pre Run Stages	
1011	13.1.1	Build_phase	
	13.1.2	connect_phase	
	13.1.3	end_of_elaboration_phase	
	13.1.4	start_of_simulation_phase	
13.2		me Phases	
		Jp Stages	
		ing Phases from Ending - Objections	
		IEEE 1800.2 - use of get_objection before drain_time() in uvm_objection	
		States	
		Callbacks	
		ng Multiple Phases	
		a Domain to a Schedule	
	_	JVM New features	
13.1			
	15.10.1	Run Test Callbacks	
		13.10.1.1 Create the Run Test Callback	
10.1	1 DI 1	13.10.1.2 Add Callback to Test	
13.1	I Phase J	umping	50
Port III	A dvanca	d Topics in UVM	
1 art III I	Auvance	u Topics in O vivi	
Advance	d Stimul	us Generation	33
		quence Library	
		cer Operation	
1 1.2		Generating Sequences and Sequence Items on a Sequencer	
	17.2.1	14.2.1.1 Using Sequence Methods	
		14.2.1.2 Using Sequence Macros	
	1422	Configuring the Sequencer's Default Sequence	
1/1/2		cer Arbitration	
14.3	14.3.1		
		Getting a Handle To the Sequencer From a Sequence	
	14.3.2	Sequence Priority	
	14.3.3	Lock/Unlock	
1.4.4	14.3.4	Grab/Ungrab	
14.4		on Sequence Types	
	14.4.1	Flat Sequences	
	14.4.2	Hierarchical Sequences	
	14.4.3	Parallel Sequences	
	14.4.4	Reactive Sequences	52

xii Contents

		1.4.5 Virtual Sequences and Sequencers	252
		4.4.6 Interrupt Sequences	255
		1.4.7 Layered Sequences	
		equence Callbacks	
		oding Guidelines	
14	4.7	orking around Deprecated Sequence Macros	258
Synchi	roniz	tion,Watchdogs and Events	259
15	5.1	rnchronizing Processes Across Components Using uvm_event	259
		VM Event Callbacks in Action	
		5.2.1 Step 1: Create Event Callback Class	265
		5.2.2 Step 2: Instantiate Callback Class	265
		5.2.3 Step 3: Register Callback Class	265
		sing UVM Barrier Classes	
15	5.4	eartbeats From Simulations	270
Agents	s Tha	React To Stimulus	273
		cample of a Reactive Agent	
		5.1.1 Reactive Driver	
		5.1.2 Reactive Sequencer	
		5.1.3 The Creation of a Reactive Sequence	
		5.1.4 The Completed Reactive Agent	
16	5.2	ther Approaches to the Reactive Agent	
Advon	cod	egister Concepts	285
		kample DUT	
		erification Environment for the DUT	
1 /		7.2.1 Master Agent Sequence	
12		fect of Register Operations on Various Field Access Policies	
		astomizing Register Models	
		ooks and Callback Facilities in Register Models	
1		7.5.1 Factory Replacement for RAL Registers	
		7.5.2 Register Callbacks	
		17.5.2.1 Step 1: Create the Callback with the Appropriate Tasks	
		17.5.2.2 Step 2: Add the Callback to the test	
17	7.6	immary	
A D		INM Code DD Dood of Famous	201
		r UVM Config DB Regular Expressions	
		omponent Classes	
10		Sonfig DB Regular Expressions in UVM	
		3.2.1 Case Sensitivity And Other Things To Note	
		18.2.2.1 '*' Wildcards	
		18.2.2.2 '?' Wildcards	
		3.2.3 '+' Wildcard	
		3.2.4 Anchors	
		3.2.5 Repeat Operators	
		3.2.6 Marked Sub Expressions	
		3.2.7 Alternation	
		3.2.8 Precedence Among Operators	
		ore Utilities in IEEE 1800.2	
19		frastructure Additions	
		0.1.1 uvm_field_op	314

Contents xiii

	19.1.2 19.1.3	do_execute_op. How Does This All Work?	
	19.1.3	Additional Policy Callbacks	
	19.1.4	Creating Your Own Behaviour with do_execute_op - A Print Policy Example	
	19.1.5	The Extensions Infrastructure	
10.2		cing Callbacks in the Field Operations	
		New Policy Classes to UVM	
		ry	
		Verification using UVM - Applications	, 324
		ith the VGA LCD Module	
20.1		ing Register Models Into UVM Environments	
	20.1.1	Step 1. Creating the Register Model	
	20.1.2	Step 2. Creating an Adapter to Translate Bus Operations	
	20.1.3	Step 3. Choose a Predictor for the Register Models	
		20.1.3.1 Implicit Prediction	
		20.1.3.2 Explicit Prediction	
		20.1.3.3 The Register Predictor	
	20.1.4	20.1.3.4 Passive Prediction Without Active Components	
	20.1.4	Step 4. Instantiating the Register Model	
	20.1.5	Step 5. Creating the Register Model in the Environment	
	20.1.6	Step 6. Locking the model	
	20.1.7	Step 7. Connecting the Register Model Adapter	
	20.1.8 20.1.9	Step 8. Set the Front-Door Sequencer	
	20.1.9	20.1.9.1 Front Door Access	
		20.1.9.1 Front Door Access 20.1.9.2 Back Door Access	
	20 1 10	New in IEEE: Unlocking the model.	
20.2		ead and Write	
		Built-in Tests Available From UVM	
		nd Run Instructions	
		es for Further Exploration	
		le Register Interfaces, Reporting, Callbacks and Command Line Control using the onmax Crossbar	251
		tion Environment	
21.1			
	21.1.1	Register Programming Model	
	21.1.2	Using a Scoreboard with Multiple Input Ports and a Simple Comparator	
	21.1.3	Putting it All Together: The Top-level Environment	
	21.1.4	The Build Phase	
	21.1.5	Connect Phase	
	21.1.7	Top-Level Base Test	
	21.1.8	Creating a Specific Test.	
	21.1.9	Selecting a Specific Test to Run	
21.2		Usage for Environment Creation	
21,2	21.2.1	Using a Type Override	
		Using Instance Overrides to Override Specific Instances	
21.3		Config DB to Apply Various Environment Settings	
		a Virtual Sequencer to Direct Traffic to Wishbone Crossbar	
21,7	21.4.1	Creating a Virtual Sequencer	
	21.4.2	Connecting the Virtual Sequence to Subsequencers	
	21.4.3	Creating a Virtual Sequence and Controlling Other Sequencers	

xiv Contents

21.5	Altering Message Verbosity From Some Components	
	21.5.1 Using Methods	
	21.5.2 Using the Command Line	374
	Logging Messages From a Specific Component to a File	
	An Illustration of Flat Sequences	
21.8	Using Callbacks	
	21.8.1 Instance Specific Callback Example	
	21.8.2 Type Wide Callback Example	
21.9	Use Of The Command Line Processor	
	21.9.1 Command Line Options to Affect the Entire Simulation	380
	21.9.2 Getting a Command Line Argument Into the Simulation	
	21.9.3 Controlling Sequences Using the Built-In Command Line	
	21.9.4 Using the Command Line Processor to Configure Components	
	21.9.5 Setting Type Override from the Command Line	
	21.9.6 Setting an Instance Override from the Command Line	382
	21.9.7 Setting Verbosity for Specific Components on Command Line	383
	21.9.8 Setting a Specific Report Action for a Specific Component on the Command Line	385
	21.9.9 Setting a Specific Action for a Specific Error for a Component on the Command Line	386
21.1	0 Build And Run Instructions	386
21.1	1 Exercises for Further Exploration	386
	Generation with Ethernet	
22.1	Data Modeling of Ethernet Packets	388
22.2	Developing Interrupt Sequences in UVM	389
	22.2.1 Step 1: Adding an Interface to the Environment	389
	22.2.2 Step 2: Make the Interface Available Via config_db	
	22.2.3 Step 3: Use the Interface From the config_db in Your Sequence	
22.3	Developing Layered Sequences in UVM	392
	22.3.1 Developing Hierarchical Sequences in UVM	392
	22.3.2 Developing Sequences as a Collection of Layers	394
22.4	Exercises for Further Exploration	
	•	
UVM Co	ore Utilities in UVM 1.2	
A.1	Simple Example Classes	
A.2	Object Creation	400
	A.2.1 Create	400
	A.2.2 Clone	400
A.3	Common Operations on Objects	401
	A.3.1 Copy	401
	A.3.2 Compare	
	A.3.3 Print	
	A.3.4 Packing And Unpacking	410
	A.3.5 What Does The use_metadata Flag Do?	
A.4	Core Operations Summary	
	erences	
11010		
Index		415

Please Read! Important Note for the IEEE Edition

Dear Reader:

Thank you for purchasing this book, created to offer knowledge, theories, and practical examples to advance your knowledge and effective usage of SystemVerilog and UVM. This book is both current and rare; few publications support verification and other advancements related to the Universal Verification Methodology.

This book is the result of "blood, sweat and tears" from many, including the author, graphic designers, editors and many in the UVM community on the inner workings of UVM. It has been prepared with considerable effort for your benefit with an effort spanning multiple years. I would greatly appreciate any feedback, suggestions, or comments; you have about this book - please send me your contribution to me via email, which is provided on the inside of the book cover. It shall be gratefully acknowledged.

The greatest profit to receive from the purchases of this book is donating all funds available after recovering the costs of creating this book and its distribution, to those in real need: *Those who suffer economic hardship with insufficient food for themselves and their children, and often without a place to call home or an opportunity to better themselves*.

Unauthorized copies, such as photocopied, DRM hacked or scanned, do not help us cover the costs, or offer the privilege and compassion enabling others to succeed as well. In many ways, your support of this book gives you an opportunity to help others as you advance your working knowledge of UVM for your own personal achievements.

I hope you will join me in this endeavor. Together, we can all make this world a better place.

Thank You Srivatsa Vasudevan Summer 2019