

Design with Tri-State Buffers




Bi-directional BUS



inout Pin synthesis - Bidirectional Pin

```
entity BidirPinBasic is
            writePin: in
                           std logic;
    port(
                            std logic;
            readPin:
                    out
            bidirPin: inout std logic
end BidirPin;
architecture comb of BidirPinBasic is
begin
    readPin <= bidirPin;
    bidirPin <= writePin;
end comb;
```

Reading and writing from **inout**module pin is **synthesized via buffer**(as shown in the above RTL
synthesis)



Registered Input Input Path

Bi-directional BUS

```
library ieee;
    use ieee.std logic_1164.all;
                                                                        DataBUS
   entity BidirPin is
                                                                                          10pin
        generic( width: integer:=16 );
                 Dout:
                                  std logic vector (width-1 downto 0);
        port(
 6
                         in
                         in
                                  std logic;
                                                                                          Output
                 en:
                 Din:
                                  std logic vector (width-1 downto 0);
 8
                         out
 9
                 IOpin:
                         inout
                                  std logic vector (width-1 downto 0)
10
                                                                                     Module 0
    end BidirPin;
11
12
13
    architecture comb of BidirPin is
14
   ⊟begin
                                                                   There is direct
15
                                                                                         Slot 0
16
        Din <= IOpin;
                                                                   galvanie'
17
        IOpin <= Dout when(en='1') else (others => 'Z');
                                                                   connection but
18
                                                                   via buffer
19
    end comb;
                                                    IOpin[15..0]Din[15..0]
                                                                                  ▶lOpin[15..0]
                                 Dout[15..0]■
                                                                               →Din[15..0]
                                                                 BUF (DIRECT)
                                                      IO BUF (TRI)
```

ENO