
VHDL - Sequential PROCESS examples

©Hanan Ribo


4-stage shift register

We want to implement a Four Stages Shift-Register in different ways:



4-stage shift register (Behavioral approach)


```
library ieee;
use ieee.std logic 1164.all;
ENTITY ShiftRegisterVer1 IS
  GENERIC (n : integer := 3);
  PORT ( din, clk, rst: IN std logic;
                  dout: OUT std logic);
  END ShiftRegisterVer1;
ARCHITECTURE rtl OF ShiftRegisterVer1 IS
  SIGNAL internal: std logic vector (0 to n-1);
BEGIN
  PROCESS (clk, rst)
                      Asynchronous part
  BEGIN
    IF (rst='1') THEN
        internal <= (others => '0');
        dout <= '0';
    ELSIF (clk'EVENT and clk='1') THEN
        internal(0) <= din;
        for i in 0 to n-2 loop
            internal(i+1) <= internal(i);</pre>
        end loop;
        dout <= internal(n-1);
  END IF;
                      Synchronous part
  END PROCESS;
END rtl;
```



4-stage shift register (Structural approach)


```
LIBRARY ieee:
USE ieee.std logic 1164.all;
ENTITY dff IS
    PORT ( rst,clk,d: IN STD LOGIC;
                   q: OUT STD LOGIC);
END dff;
ARCHITECTURE rtl of dff is
BEGIN
    PROCESS (clk)
    BEGIN
        IF (rst='1') THEN
            q <= '0';
       ELSIF (clk'EVENT AND clk='1') THEN
            q <= d; -- generates a register
        END IF;
    END PROCESS;
END rtl;
```

```
ARCHITECTURE struct OF ShiftRegisterGenerate IS
    component dff
        PORT ( rst,clk,d: IN STD LOGIC;
                 q: OUT STD LOGIC
        );
    end component;
    signal internal : std logic vector (0 to n-2);
BEGIN
    SHR: for i in 0 to n-1 generate
        first dff: if i=0 generate
            dff1: dff port map (
             rst => rst, clk => clk, d => din,q =>internal(i));
        end generate;
        dffi: if (i>0 and i<n-1) generate
            dffi: dff port map (
            rst \Rightarrow rst, clk \Rightarrow clk, d \Rightarrow internal(i-1), q \Rightarrow internal(i));
        end generate;
        last dff: if i=n-1 generate
            dff n: dff port map (
             rst => rst, clk => clk, d =>internal(i-2),q =>dout);
        end generate;
    end generate;
END struct;
```



4-stage shift register (solution 3 - unrecommended)

```
library ieee;
use ieee.std logic 1164.all;
ENTITY ShiftRegisterVer4 IS
  PORT ( din, clk, rst: IN std logic;
                  dout: OUT std logic);
  END ShiftRegisterVer4;
ARCHITECTURE rtl OF ShiftRegisterVer4 IS
BEGIN
  PROCESS (clk,rst)
   VARIABLE a, b, c: std logic;
  BEGIN
    IF (rst='1') THEN
        a := '0';
       b := '0';
        c := '0';
        dout <= '0';
    ELSIF (clk'EVENT AND clk='1') THEN
        dout <= c;
        c := b;
        b := a;
        a := din;
    END IF;
  END PROCESS;
```





The way of using VARIABLES as memory elements, different from their original purpose

Frequency divider (version 1)

```
ENTITY freq divider IS
      GENERIC (n : INTEGER := 8);
                 rst, clk : IN STD LOGIC;
               out1, out2 : BUFFER STD LOGIC);
  END freq divider;
  ARCHITECTURE rtl OF freq divider IS
      SIGNAL count1: INTEGER RANGE 0 TO n-1;
  BEGIN
      PROCESS (clk)
           VARIABLE count2: INTEGER RANGE 0 TO n-1;
      BEGIN
           IF (rst='1')THEN
                                                                                         FREO.
               out1<='0';
                                                                                                           \rightarrow f<sub>clk</sub>/6
                                                                                        DIVIDER
               out2<='0';
           ELSIF (clk'EVENT AND clk='1') THEN
               count1 <= count1 + 1;</pre>
                                          Count1
               count2 := count2 + 1;
Out1
                                          combinational
               IF (count1 = 3 ) THEN
combinational
                    out1 <= NOT out1;
                                          logic
                                                                        Simulation using ideal FFs
                    count1 \le 0;
logic
               END IF;
Out2
               IF (count2 = 3 ) THEN
                                          /test_bench/rst
                    out2 <= NOT out2;
combinational
                    count2 := 0;
                                          /test_bench/dk
logic
               END IF;
                                   fclk/8 /test bench/out1
           END IF;
                                   fclk/6 /test_bench/out2
      END PROCESS;
  END rtl;
```

Frequency divider (version 1)





Frequency divider (version 2)

```
library ieee;
 use ieee.std logic 1164.all;
 use IEEE.std logic unsigned.all;
 entity freq divider is
     GENERIC (n : INTEGER := 2 ; m : INTEGER := 1 );
     port (rst,clk : in std logic;
            out1, out2 : out std logic);
 end freq divider;
 architecture rtl of freq divider is
     signal q int : std logic vector (31 downto 0);
 begin
     process (clk,rst)
     begin
         if(rst='1') then
             q int <= (others => '0');
         elsif (rising edge(clk)) then
             end if;
     end process;
     out1 \leq q_int(n); f_{clk}/8
f_{clk}/4 out2 <= q int(m);
 end rtl;
```

Frequency divider (version 2)

