
# VHDL - Sequential Code (Simulation vs Synthesis)

©Hanan Ribo

### Simulation and Delta cycles



- <a href="Phase 1">Phase 1</a>: the compiler reads the whole code for signals initialization.
- <u>Phase 2</u>: the compiler waits for at least a SIGNAL event from PROCESSES sensitive list <u>or</u> from concurrent statements (called implied PROCESS).
- Phase 3: when SIGNAL event has happened, the compiler makes for each stimulated PROCESS a sequential list of buffers for the consecutive SIGNALS assignments. At line END PROCESS all those assignments are performed in parallel (causes inner loops Delta cycles).
- Phase 4: advance time (causes outer loops Simulation cycles)

## Simulation and Delta cycles

```
library ieee;
                                                           List - Default
                   use ieee.std logic 1164.all;
                                                                     /test bench/a-
                                                              ps-v
                   use IEEE.std logic unsigned.all;
                                                                       /test bench/b-
                                                              delta⊸.
                   use ieee.std logic arith.all;
                                                                         /test_bench/y-
                                                                 0 +1
                                                                                 0 0 0
                   entity case3 is port(
                                                                                 0 1 0
                                                             50000 +2
                        a,b : in std logic;
                                                                                 100 case3 code
                                                            100000 +1
                        y : out std logic);
                                                            150000 +1
                                                                                 1 1 0
                                                                                 0 0 1 simulation
                                                            200000 +2
                   end case3;
                                                            250000 +2
                                                                                 0 1 0
                                                                                       doesn't
                                                                                 1 0 0
                                                             300000 +1
                   architecture arc of case3 is
                                                             350000 +1
                                                                                 1 1 0
                                                                                 o o i describe
                     signal c : std logic;
                                                             400000 +3
                   begin
                                                                                 0 1 0
                                                             450000 +2
                                                                                 1 0 0 AND gate
                                                             500000 +1
                     process (a, b)
                                                                                 1 1 0
                                                             550000 +2
                        begin
                                                                                 0 0 1
                                                             600000 +2
Don't use SIGNALS for
                         c <= a and b :
                                                             650000 +2
                                                                                 0 1 0
Intermediate calculations Y <= c;
                                                             700000 +1
                                                                                 1 0 0
                     end process ;
                                                             750000
                                                                                 1 1 0
                   end architecture arc;
                                                             800000 +2
                                                                                  0 0 1
        /test_bench/a
        test bench/b
        'test_bench/y
```

#### Simulation and Delta cycles

```
library ieee;
use ieee.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
use ieee.std_logic_arith.all;

entity case1 is port(
    a,b : in std_logic;
    y : out std_logic);
end entity;

architecture rtl of case1 is
    signal c : std_logic;
begin
    c <= a and b ; -- implied process
    y <= c ; -- implied process
end architecture rtl;</pre>
```

# Case1, Case2, Case4 codes simulation describe **AND** gate

```
library ieee;
use ieee.std logic 1164.all;
use IEEE.std logic unsigned.all;
use ieee.std logic arith.all;
entity case2 is port(
    a,b : in std logic;
    y : out std logic);
end entity;
architecture case2 of case2 is
  signal c : std logic;
begin
  process1: process (a, b)
    begin
      c <= a and b ;
  end process process1 ;
  process2 : process (c)
    begin
      V <= C ;
  end process process2 ;
end architecture case2;
```

```
library ieee;
use ieee.std logic 1164.all;
use IEEE.std logic unsigned.all;
use ieee.std logic arith.all;
entity case4 is port(
   a,b : in std logic;
   y : out std logic);
end case4;
architecture rtl of case4 is
begin
 process (a, b)
   variable c : std logic;
 begin
    c := a and b ;
     y <= c ;
 end process ;
end architecture rtl;
```

#### <u>Simulation vs Synthesis - summary</u>

Case3 code doesn't describe AND gate while Case3 code synthesis does describe AND gate!



- Synthesis tools and Simulation tools translate PROCESS based VHDL code in different ways (concurrent code translated in the same way).
- Synthesis tools search for adjustment of HDL code to one of the next three template kinds (*ieee-1076.6 standard*):
  - Combinational Logic, Synchronous Logic, Latch based Logic.
- Our goal: writing of HDL code which will be translated in the same exact way by all Synthesis and Simulation tools.