VHDL - Combinatorial PROCESS Logic Synthesis

©Hanan Ribo

<u>Introduction</u>

- The next step after HDL code Simulation is HDL code Synthesis.
- Synthesis contains the next three steps:
 - ✓ conversion of the high-level VHDL (or Verilog) language, which describes the circuit at the Register Transfer Level (RTL), into a netlist at the gate level.
 - ✓ Optimization of the gate-level netlist for speed (minimize critical path) and for area (minimize Logic function).
 - ✓ Implementation of the optimized gate-level netlist based on MUXs+LUTs, Latches, FFs (in case of FPGA as a target Hardware).
- The last step is a place and route (fitter), software will generate the physical layout for a FPGA chip or will generate the masks for an ASIC chip.

Synthesis coding approach

- Synthesis tools and Simulation tools translate PROCESS based HDL code in a different way (concurrent code translated in the same way).
- Synthesis tools search for adjustment of VHDL code to one of the next three template kinds (*ieee-1076.6 standard*):
 - Combinational Logic, Synchronous Logic, Latch based Logic.

Our goal:

- ✓ writing of HDL code which will be translated in the same exact way by all Synthesis and Simulation tools.
- ✓ Avoid of HDL code which synthesized with hardware errors in the required design (must avoid from Sick Hardware).
- ✓ Important rule: when you write HDL code, think Hardware!

Note: Unusual and Unsupported design approach

With a guarded BLOCK or with WHEN statements (using concurrent code) even <u>very simple</u> sequential circuits can be constructed. This, however, is <u>Unusual and Unsupported design approach</u>.

In conclusion: Synchronous design will be described using PROCESS only!

DFF implementation example using concurrent code

PROCESS Logic Synthesis

The way we write a PROCESS affects its synthesis and is associated with one of the following two synthesis types:

• Combinatorial PROCESS (Combinational Logic Circuit):

- ✓ PROCESS that its sensitivity list contains all its internal input SIGNALS and the PROCESS doesn't contain IF-THEN statement which its condition on SIGNAL event.
- ✓ This kind of PROCESS describes a combinational logic circuit.
- ✓ If we write a partial sensitivity list, the compiler completes it, differ from simulation environment.

Sequential PROCESS (Synchronous / Asynchronous Logic Circuit):

- ✓ PROCESS that its sensitivity list contains a input SIGNAL and the PROCESS contains IF-THEN statement which its condition on SIGNAL event.
- ✓ This kind of PROCESS describes FFs based sequential logic circuit triggered by a SIGNAL event.

Combinatorial PROCESS - Rules

In order the compiler will synthesize the a PROCESS as a Combinational Logic Circuit we must obey the next three rules (Combinational Logic template):

Rule 1: Make sure that all the input SIGNALS of the required combinational circuit appear in the PROCESS sensitivity list.

Rule 2: Don't use IF-THEN statement which its condition on SIGNAL event (SIGNAL transition).


Rule 3: PROCESS must cover all the permutations (full truth table description) of the input and output SIGNALS of the combinational circuit.

- ✓ Use ELSE option in IF-THEN statement.
- ✓ For a complex Combinational Circuit description, use default SIGNALS assignments (at the PROCESS beginning we write all the default output SIGNALS assignment and later we use IF-THEN without covering all permutations).

General rules for Combinational Logic Circuit

• General Rule 1: Use SIGNALS assignment without feedback (a SIGNAL must appear only in one assignment side).

 General Rule 2: Avoid from multiple assignment to the same SIGNAL from different PROCESSES (cause multiple driven).



Combinatorial PROCESS – MUX 3-1 example

• The PROCESS must cover all the permutations (full truth table description) of the <u>input and output SIGNALS</u> of the combinational circuit.


```
entity mux is port(
    I0, I1, I2 : in std_logic_vector(2 downto 0);
    S : in std_logic_vector(1 downto 0);
    O : out std_logic_vector(2 downto 0));
end mux;
```

- Attitude 1: use ELSE option in IF-THEN statement.
- Attitude 2: use default SIGNALS assignments

```
architecture rtl of mux is
begin
    PROCESS (I2, I1, I0, S)
    BEGIN
    O <= I2;
    IF    S="00" THEN 0 <= I0;
    ELSIF S="01" THEN 0 <= I1;
    END IF;
    END PROCESS;
end architecture rtl;</pre>
```


Combinatorial PROCESS – MUX 3-1 example

Synthesis result:



• The next PROCESS doesn't cover all the input S permutations of the combinational circuit (permutation S="11" is missing, in order to hold the output O last value, tree Latches will be inferred).

Synthesis result (we meant for MUX 3-1, the result is a Sick HW):




Simulation vs Synthesis


```
library ieee;
                 use ieee.std logic 1164.all;
                 use IEEE.std logic unsigned.all;
                 use ieee.std logic arith.all;
                 entity case3 is port(
   case3 code
                     a,b : in std logic;
                     y : out std logic);
   simulation
                 end case3;
   doesn't
                 architecture arc of case3 is
   describe
                   signal c : std logic;
                 begin
   AND gate
                   process (a, b)
                     begin
Don't use SIGNALS for
                       c <= a and b :
Intermediate calculations Y <= c;
                   end process ;
                 end architecture arc;
```

Combinatorial PROCESS: The

PROCESS covers all the permutations (full truth table description) of the <u>input and output SIGNALS</u> of the combinational circuit.

Synthesis result:






```
entity selector is
                                                                            sel
                                                                                  X
                                                                                           sel
                                                                                                 X
                                                                                                      У
   port(
                                                а
       a,b,c,d : in std logic;
                                                                      \rightarrow x
                                                                            00
                                                                                                      0
           sel : in integer range 0 to 3;
                                                                                           00
                                                                                  a
                                                                                                 a
                                                           Q1
           x,y : out std logic
    );
                                                                            01
                                                                                  h
                                                                                                 h
                                                                                           01
end selector;
                                                                            10
                                                                                            10
                                                                                  \mathbf{c}
                                                                                                      y
                                                                                                  C
architecture arc of selector is
begin
                                                        sel<0,1>
                                                                            11
                                                                                                 d
                                                                                  d
                                                                                                      V
    process(a,b,c,d,sel)
    begin
         if (sel=0) then
                                                the specifications provided for y are incomplete,
             x<=a;
                                                as can be observed in the truth-table. Therefore,
             y<='0';
         elsif (sel=1) then
                                                a latch will be implemented, which renders the
             x<=b;
             v<='1';</pre>
                                                previous y value.
         elsif (sel=2) then
             X \le C;
         else
                       /tb/b
             x \le d;
                       /tb/c
                       /tb/d
         end if;
                       /tb/sel
    end process;
                       /tb/x
end arc;
                                             ©Hanan Ribo
```

13

Synthesis result (we meant for selector, the result is a Sick HW):



```
y = 0 when CLRN = 1: CLRN = ((sel == 1)or(sel == 0)) and (sel == 0)

y = 1 when PRESET = 1: PRESET = ((sel == 1)or(sel == 0)) and not((sel == 0))

y = (sel(0) AND sel(1)) OR (sel(0) AND y) OR (sel(1) AND y)
```