VHDL File based Simulation

©Hanan Ribo


File based Simulation

 A file type provides access to objects containing a sequence of values of a given type.

• File types are typically used to access files in the host system environment for read, write and append operations, the value of a file object is the sequence of values contained in the physical file.

• Using files we can enhance the simulation and validation options and stimulate and examine our design in different ways.

Read and Write File Test Bench Architecture



Read and Write using TextIO Library procedures

```
library IEEE;
use ieee.std_logic_1164.all;
use std.textio.all;
```

```
file infile : text open read_mode is file_location;
endfile (infile) -- condition of EOF

readline(infile,L); -- read a line from infile to L

read (L,entry1,good); -- read entry1 type from line L
```

file close(infile); -- close file

file outfile : text open write_mode is file_location;
file outfile : text open append_mode is file_location;
write(L, fileheader); -- write a string to line L


Write

Read and Write using TextIO Library procedures

Read from File in VHDL using TextIO Library

Write to File in VHDL using TextIO Library

Test bench stimulus using file reading



<u>Test bench stimulus using file reading – Example 1</u>

```
library IEEE;
use ieee.std logic_1164.all;
use std.textio.all;
entity filegen is
    port(
        stimsig1: out bit vector(7 downto 0);
        stimsig2: out integer
    );
end filegen;
architecture rtl of filegen is
    signal gen : boolean := true;
    signal done : boolean := false;
    constant file location : string(1 to 39) :=
    "C:\TestPrograms\ModelSim\inputfile1.txt";
begin
```

External sampling time generator

```
inputfile1 - Notepad

File Edit Format View Help

10110010 93

10111110 -8

-- comment line

10000010 73

10011110 98
```


Trigger signals used by file read operations


File location strings

<u>Test bench stimulus using file reading – Example 1</u>


```
begin
                  qen <= not qen after 50 ns;</pre>
                                                            File Reading Trigger
                  process
                      file infile : text open read mode is file location;
                     variable L : line;
                                                                          Auxiliary Data
                      variable line entry1 : bit vector(7 downto 0);
                     variable line entry2 : integer;
                     variable good : boolean;
                  begin
                      while not endfile (infile) loop
                          readline(infile,L); -- read a line to L
                          read (L, line entry1, good); -- read entry1 type from L
                          next when not good; -- skip on a comment line
Reading iterations
                                                                                  Reading Mechanism
                          read (L,line entry2,good); -- read entry2 type from L
                          next when not good; -- skip on a comment line
                         stimsig1 <= line_entry1; | Design input stimulation
                          stimsig2 <= line entry2;
                          wait until gen; -- delay process until gen='1' Beginning of each legal Reading
                      end loop;
                      done <= true;
                      file close (infile);
                      report "End of test input file" severity note;
                      wait;
                  end process;
              end rtl:
```

Test bench stimulus using file reading – Example 1





Test bench stimulus using file reading – Example 2



Internal <u>absolute</u> sampling time information

```
inputfile2.txt - Notepad

File Edit Format View Help

100 ns 10110010 93

200 ns 10111110 -8

-- comment line


300 ns 10000010 73

400 ns 10011110 98
```

<u>Test bench stimulus using file reading – Example 2</u>

```
begin
   process
       file infile : text open read mode is file location;
       variable L : line;
       variable t :time;
       variable line entry1 : bit vector(7 downto 0);
       variable line entry2 : integer;
       variable good : boolean;
   begin
       while not endfile (infile) loop
           readline (infile, L); -- read a line to L
            _____
           read (L,t,good); -- read t type from L
           next when not good; -- skip on a comment line
           read (L, line entry1, good); -- read entry1 type from L
           next when not good; -- skip on a comment line
           read (L,line entry2,good); -- read entry2 type from L
           next when not good; -- skip on a comment line
           stimsiq1 <= line entry1;</pre>
           stimsig2 <= line entry2;</pre>
           if (now < t) then
               wait for (t-now); Beginning of each legal Reading
           end if;
       end loop;
       done <= true;
       file close (infile);
       report "End of test input file" severity note;
       wait:
    end process;
end rtl;
```

Test bench stimulus using file reading – Example3



```
library IEEE;
use ieee.std logic 1164.all;
use std.textio.all;
entity filegen is
    port(
        stimsig1: out bit vector (7 downto 0);
        stimsig2: out integer
    );
end filegen;
architecture rtl of filegen is
    signal done : boolean := false;
    constant file location : string(1 to 39) :=
    "C:\TestPrograms\ModelSim\inputfile3.txt";
begin
```

Internal <u>relative</u> sampling time information

```
inputfile3.txt - Notepad

File Edit Format View Help

100 ns 10110010 93

50 ns 10111110 -8

-- comment line

100 ns 10000010 73

50 ns 10011110 98
```

<u>Test bench stimulus using file reading – Example3</u>

```
begin
    process
        file infile : text open read mode is file location;
        variable L : line;
        variable t :time;
        variable line entry1 : bit vector(7 downto 0);
        variable line entry2 : integer;
        variable good : boolean;
    begin
        while not endfile (infile) loop
            readline (infile, L); -- read a line to L
            read (L,t,good); -- read t type from L
            next when not good; -- skip on a comment line
            read (L, line entry1, good); -- read entry1 type from L
            next when not good; -- skip on a comment line
            read (L, line entry2, good); -- read entry2 type from L
            next when not good; -- skip on a comment line
            stimsiq1 <= line entry1;</pre>
            stimsig2 <= line entry2;</pre>
                              Beginning of each legal Reading
            wait for t;
        end loop;
        done <= true;
        file close (infile);
        report "End of test input file" severity note;
        wait;
    end process;
end rtl;
```

Test bench results retention using list file exporting


- As we saw, simulation results can be seen using wave and list visualization forms.
- After sim and run operations choose the list form view and choose the way you prefer to see the results (type in the Transcript window):
 - ✓ With delta expansion: configure list -delta all
 - ✓ Without delta expansion: configure list -delta collapse
- We can export the list visualization out to a txt file using the next command (the file location is to be the project folder – default location):


write list name.lst


 We can export the list visualization out to a txt file using a specific path location:

write list C:/Test/ModelSim/Adder/name.lst

Test bench results retention using file writing – Example 4







Test bench results retention using **file writing** – Example4

```
library IEEE;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
use std.textio.all;
entity filegen is
    generic(ton : time := 50 ns ; n : natural := 8);
    constant write lines : integer := 5;
end filegen;
architecture rtl of filegen is
    signal out1: BIT VECTOR(n-1 downto 0) := (others=>'0');
    signal out2: integer := 0;
    signal gen : boolean := true;
    signal done : boolean := false;
    constant file location : string(1 to 40) :=
    "C:\TestPrograms\ModelSim\outputfile1.txt"; -- size of 40
begin
```

<u>Test bench results retention using file writing – Example4</u>

```
outputfile1 - Notepad

File Edit Format View Help

time out1 out2

100 ns 00000001 1

200 ns 00000011 2


300 ns 00000111 3

400 ns 00001111 4


500 ns 00011111 5
```

```
begin
   gen <= not gen after ton; --infinite
                                                              Trigger signals
   done <= false, true after write lines*2*ton; --finite
    process
   begin
       out1 <= out1(n-2 downto 0)&'1';
                                                              Information signals
       out2 <= out2 + 1;
       wait for 2*ton;
    end process;
    process
       file outfile : text open write mode is file location;
       variable L : line;
                                                            Auxiliary Data
       constant fileheader : string(1 to 3*10):=
        "time
                  out1
                           out2
    begin
        write(L, fileheader);
       writeline(outfile, L);
           loop
                                                              Writing Mechanism
               wait until (gen'event and gen=true);
               write(L, now, left, 10);
               write(L, out1, left, 10);
                                                    Writing iterations
               write(L, out2, left, 10);
               writeline(outfile, L);
               exit when (done=true); End of file condition
           end loop;
       file close (outfile);
        report "End of test input file" severity note;
       wait;
   end process;
end rtl;
```

Advanced Simulation using file reading and writing – Example 5



<u>Advanced Simulation using file reading and writing – Example 5</u>



©Hanan Ribo

<u>Advanced Simulation using file reading and writing – Example 5</u>

```
library IEEE;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
USE work.sample package.all;
use std.textio.all;
entity tb is
   generic(ton : time := 50 ns);
   constant adder length : integer := 8;
end tb;
architecture rtl of tb is
   SIGNAL cin : STD LOGIC;
                                                             Design Stimulus signals
    SIGNAL x,y : STD LOGIC VECTOR(adder length-1 DOWNTO 0);
      -----outputs-----
   SIGNAL s : STD LOGIC VECTOR(adder length-1 DOWNTO 0);
                                                             Design Response signals
   SIGNAL cout : STD LOGIC;
                                                             Trigger signals used by file
    signal gen : boolean := true;
                                                             read and write operations
   signal done : boolean := false;
   constant read file location : string(1 to 38) :=
    "C:\TestPrograms\ModelSim\inputfile.txt"; -- size of 38
                                                             File location strings
   constant write file location : string(1 to 39) :=
    "C:\TestPrograms\ModelSim\outputfile.txt"; -- size of 39
```

<u>Advanced Simulation using file reading and writing – Example 5</u>

```
begin
                                                                     DUT = Design
    L0 : Adder generic map (adder length) port map(cin,x,y,cout,s);
                                                                     Under Test
    ----- start of stimulus section ------
    gen <= not gen after ton; --infinite | File Reading Trigger
    process
        file infile : text open read mode is read file location;
        file outfile : text open write mode is write file location;
        variable L : line;
        variable in x : bit vector(adder length-1 DOWNTO 0);
        variable in y : bit vector(adder length-1 DOWNTO 0);
                                                                    Auxiliary Data
        variable in cin : bit;
        variable good : boolean;
        constant write fileheader : string(1 to 3*10):=
        "time
                             cout
                   sum
    begin
        write(L, write fileheader);
                                       Set file header
        writeline(outfile, L);
```

Advanced Simulation using **file reading** and **writing** – Example 5

inputfile.txt - Notepad				
File Ed	it Fo	rmat	View	Help
x	3	У		cin
cin='0'				
000000	01 :	11111	1110	0
000000	10 1	11111	1101	0
000001	00 3	11111	1011	0
000010	00 3	11116	9111	0
cin='1'				
000000	01 :	11111	1110	1
000000	10 1	11111	1101	1
000001	00 3	11111	1011	1
000010	00 :	11116	9111	1

Input file

```
outputfile.txt - Notepad
File Edit Format View Help
time
           sum
                     cout
100 ns
          11111111
200 ns
          11111111 0
300 ns
          11111111 0
          11111111
400 ns
500 ns
          00000000 1
600 ns
          000000000 1
700 ns
          000000000 1
800 ns
          000000000 1
```

Output file

```
while not endfile (infile) loop
                                                    /tb/gen
    readline (infile, L); -- read a line to L
    read (L, in x, good); -- read entry1 type from L
                                                                             Write
    next when not good; -- skip on a comment line
                                                                      Update
                                                        Reading of
                                                                       stimulus
                                                        stimulus data
    read (L,in y,good); -- read entry2 type from L
    next when not good; -- skip on a comment line
                                                        from input
                                                         file
    read (L,in cin,good); -- read entry3 type from L
                                                                       Write
    next when not good; -- skip on a comment line
                                                                       after Read
                                                                       iterations
    wait until (gen'event and gen=false);
    x <= to stdlogicvector(in x);
                                                        DUT Stimulation
    y <= to stdlogicvector(in y);
    cin <= to stdulogic(in cin);</pre>
    wait until (gen'event and gen=true);
        write(L, now, left, 10);
                                                        Write DUT
        write(L, to bitvector(s), left, 10);
                                                        response to
        write(L, to bit (cout), left, 10);
                                                        file
        writeline(outfile, L);
                                                        Check this out as a DUT
    --wait until gen; -- delay process until gen='1'
                                                        stimulation and discern What's
end loop;
                                                        happening
                                                                            22
```

Advanced Simulation using file reading and writing – Example 5

```
done <= true;
    file_close(infile);
    file_close(outfile);
    report "End of test using of input and outputs files" severity note;
    wait;
    end process;
end rtl;</pre>
```

