

Combinational Circuits Timing Analysis

©Hanan Ribo


Logic Gates Timing

 t_{pd} : Time from state change at input to state change at output





CMOS NOT Gate VTC (Voltage Transfer Curve)




$$C_L = C_{out} + C_{line} + N \cdot C_{in}$$

 $\emph{\emph{C}}_{out}$ - parasitic capacitance due to transistors configuration between output and GND


*C*_{line} - parasitic capacitance due to lines connection

 $N \cdot C_{in}$ - input capacitance of N gates at the next rank only (CMOS), connected to its output

$$t_{pd} = f(C_L, T[^{\circ}C], V_{CC})$$



Digital Logic Abstraction







Output Characteristics Input Ch

Input Characteristics

The noise margins overcome the noise that is added to the signal in the transition from one component to another




CMOS Timing Specifications



Propagation delay (t_{PD}) :

Propagation delay (t_{PD}): An UPPER BOUND on the delay from valid inputs to valid outputs.




6.004 Computation Structures

L3: CMOS Technology, Slide #15

Contamination Delay

Contamination delay (t_{CD}): A LOWER BOUND on the delay from any invalid input to an invalid output



Do we really need t_{CD} ?


Usually not... it'll be important when we design circuits with registers (coming soon!)

If t_{CD} is not specified, safe to assume it's 0.

Combinational Example

$$A \rightarrow \triangleright B$$
 $A \mid B$ $0 \mid 1$ $1 \mid 0$

 t_{PD} propagation delay t_{CD} contamination delay




6.004 Computation Structures

L3: CMOS Technology, Slide #17


Static Discipline Obedience


- Definition: guarantee on logical elements that "if inputs meet valid input thresholds, then the system guarantees outputs will meet valid output thresholds", named by Stephen A. Ward and Robert H. Halstead in 1990.
- Implication: Output guaranteed to be valid when all inputs have been valid for at least t_{PD} , and, outputs may become invalid no earlier than t_{CD} after an input changes!





Cascaded gates delay


Cascaded gates











Fan-out delay

- The delay of a gate is proportional to its output capacitance. Connecting the output of gate to more than one other gate increases it's output capacitance.
- Driving wires also contributes to fan-out delay.

