# **ModelSim Simulation in Project Base Approach**


## Contents

Α.	Create a New Project:	
	1) Step 1 – create a new project and add VHDL files:	
2		
3	3) Step 3 – project's signals selection:	3
	I. Option 1:	3
	II. Option 2:	3
4	4) Step 4 – project simulation using "test bench" envelop:	4
5	5) Step 5 – signals showing:	4
В.	Changing the VHDL source files of the project:	5
C.	Open an existing project:	6


### A. Create a New Project:


1) Step 1 – create a new project and add VHDL files:

#### First - download ModelSim: ModelSim 10.1b




#### 2) Step 2 – compilation order and project compilation:






#### 3) Step 3 – project's signals selection:


I. Option 1:




#### II. Option 2:




4) Step 4 – project simulation using "test bench" envelop:



5) Step 5 – signals showing:




## B. Changing the VHDL source files of the project:




להמשך, יש לבצע את השלבים משלב 2 ואילך (כמתואר לעיל).

## C. Open an existing project:

1) סוגרים בסביבת הפיתוח את הפרויקט הנוכחי (במידה ופתוח, אם לא עבור לסעיף 2):



<u>נפתח את הפרויקט הקיים:</u> (2



ולאחר מכן Project נוודא שתיקיית work ניתן לבצע קמפול נוסף בחלון work נוודא שתיקיית oval) נוודא שתיקיית יעבור הפרויקט החדש (ניתן לבצע קמפול נוסף בחלון oval).