VHDL - Code Structure

Entity, Architecture, Configuration

©Hanan Ribo

.vhd File Structure

A standalone file of VHDL code is composed of at least three fundamental sections:

• <u>LIBRARY</u> declarations: Contains a list of all libraries to be used in the design. For example: *ieee, std, work*, etc.

• **ENTITY**: Specifies the I/O pins of the circuit.


• **ARCHITECTURE**: Contains the VHDL code proper, which describes how the circuit should behave and function.

.vhd File Structure

```
-- Library Definition
LIBRARY ieee;
                                                  Full
                                                  Adder
USE ieee.std logic 1164.all;
                                                      → cout
use IEEE.std logic unsigned.all;
                                             cin 🛶
  ----- Entity Definition
ENTITY FA IS
    PORT (a, b, cin: IN std logic;
             s, cout: OUT std logic);
END FA;
       --- Architecture Definition
                                                               cout
ARCHITECTURE dataflow OF FA IS
BEGIN
    s <= a XOR b XOR cin;
    cout <= (a AND b) OR (a AND cin) OR (b AND cin);
END dataflow;
```

Library Declarations

• To declare a LIBRARY (make it visible to the design) two lines of code are needed, one containing the name of the library, and the other a use clause, as shown before.



Entity

Entity defines the input and output of our design as a "black box" view.

```
entity NAME_OF_ENTITY is
 generic (generic_declarations);
 port (signal_names: mode type;
      signal_names: mode type;
      signal_names: mode type);
end NAME OF ENTITY;
```

Entity - mode of the signals (PORTs)

mode: is one of the reserved words to indicate the signal direction:


- in input signal
- out output signal
- inout usually used for bi-directional bus
- buffer output signal and can be read
 All are read by other entities

type: example of signal type.


- bit Boolean 1 or 0
- bit_vector Boolean vector

generic: determine the architecture local constants.


generic (constant values of types: NATURAL, POSITIVE, INTEGER, STRING);



Entity - Examples



```
1 ENTITY nd2 IS
2 PORT(a,b:IN bit; z:OUT bit);
3 END nd2;
```




```
1    ENTITY comp IS
2    GENERIC(n: integer:=8);
3    PORT(x,y:IN bit_vector(n-1 downto 0); --8 bit buses
4         eq:OUT bit_vector(1 downto 0)); --2 bit buses
5    END nd2;
```

<u>Architecture</u>

- The ARCHITECTURE is a description of how the circuit should behave.
- An ARCHITECTURE must be associated to only single ENTITY.

```
architecture architecture_name of entity_name is
    [ component declaration ]
    [ signal declaration ]
begin
    [ design logic - the code part]
end architecture_name;
```


<u>Architecture – Example1</u>



```
1 ENTITY nd2 IS
2     PORT(a,b:IN bit; z:OUT bit);
3     END nd2;
4     
5     ARCHITECTURE dtf_nd2 OF nd2 IS
7     BEGIN
8     Z<= a nand b;
9 END dtf_nd2;</pre>
```

Architecture – Example 2

```
LIBRARY IEEE;
      USE IEEE.STD LOGIC1164.ALL;
 3
      ENTITY rs ff IS
 5
        PORT (set, reset: IN std logic;
 6
              q,q not :BUFFER std logic);
      END rs ff;
 8
 9
10
      ARCHITECTURE bottom up OF rs ff IS
11
        BEGIN
12
          q <= reset nand q not;</pre>
13
          q not <= set nand q;
      END bottom up;
14
```



<u>Architecture – Example3</u>

```
LIBRARY IEEE;
      USE IEEE.STD LOGIC1164.ALL;
      ENTITY switch IS
        GENERIC(size1: NUATURAL :=4; size2: NUATURAL :=3);
        PORT (Data in: IN std logic vector (size1-1 downto 0);
              Data out:BUFFER std logic vector(size1-1 downto 0));
      END switch;
10
      ARCHITECTURE generics OF switch IS
11
12
        BEGIN
13
          Data out(size1-1) <= Data in(0);</pre>
                                                 Data_in
                                                                                         Data_out
14
          Data out(0) <= Data in(size1-1);</pre>
15
          Data out(size2-1) <= Data in(1);</pre>
16
          Data out(1) <= Data in(size2-1);</pre>
      END generics;
17
```

<u>Configuration – Simulation Environment</u>

- Configuration is a simulation design unit which flexes the design process.
- In order to associate one **ARCHITECTURE** from several options, we use Configuration.

```
configuration configuration_name of entity_name is
  for architecture_name
  end for;
end configuration configuration_name;
```