







A

B

C

D





1

2


3

A


B

C


D




Title



Magnetometer




Barometer



Main IMU


Pin #	Name	IO Type	Description	in SPI 4w
1	SDO	Digital VO	SDO Serial data output in SPI 4w PC Address bit-0 select in PC mode	SDO
2	NC	Digital VO		
3	NC	Digital VO		
4	INT1	Digital VO	Interrupt pin 1	INT1
5	VDDIO	Supply	Digital VO supply voltage 1.65V ... 3.63V	VDDIO
6	GNDIO	Ground	Ground for I/O	GNDIO
7	GND	Ground	Ground for digital & analog	GND
8	VDD	Supply	Power supply analog & digital domain 1.71V ... 3.63V	VDD
9	INT2	Digital VO	Interrupt pin 2	INT2
10	NC			
11	NC			
12	CSB	Digital in	Chip select for SPI mode	CSB
13	SCK	Digital in	SCK for SPI serial clock	SCK
14	SDI	Digital VO	SDI serial data input in SPI 4-wire SDA serial data (VO) in SPI 3-wire	SDI



BMI270 if available (pin-compatible for SPI)


AUX IMU

Pin #	Name	Mode	Function
1	SDO/SA0		SPI 4-wire interface serial data output (SDO) PC least significant bit of the device address (SA0)
2	SDx		Connect to VDDIO or GND
3	SCK		Connect to VDDIO or GND
4	INT1		
5	VDDIO ⁽¹⁾		
6	GND		
7	GND		
8	VDD ⁽¹⁾		
9	INT2		Programmable interrupt 2 (INT2) / Data enabled (DEN)
10	OCs_Aux		Leave unconnected ⁽¹⁾
11	SDO_Aux		Connect to VDDIO or leave unconnected ⁽¹⁾
12	CS		PCAMPI (IC SM) SPI mode selection (1: SPI idle mode / PCAMPI (IC SM) communication enabled; 0: SPI communication mode / PCAMPI (IC SM) disabled)
13	SCL		PCAMPI (IC SM) serial clock (SCL) SPI serial port clock (SPC)
14	SDA		PCAMPI (IC SM) serial data (SDA) SPI serial data input (SDI) 3-wire interface serial data output (SDO)




1	2	3	
---	---	---	--


A



B



C



4.1.6.1. Digital IO Pin Mapping



Six of SX1276/77/78/79's general purpose IO pins are available used in LoRa™ mode. Their mapping is shown below and depends upon the configuration of registers *RegDioMapping1* and *RegDioMapping2*.

Operating Mode	DIOx Mapping	DIO5	DIO4	DIO3	DIO2	DIO1	DIO0
	00	ModeReady	CadDetected	CadDone	FhssChangeChannel	RxTimeout	RxDone


D

Title


A



B



C



Board Stack Report