

### Universidad Carlos III de Madrid Digital Electronics. 1<sup>st</sup> midterm exam. March, 2014 Groups 65-69-79-95

#### Surname, Name:

Time: 1h. 40'

#### **Question 1.1** (0.25 points)

Given the decimal integer numbers A = 88 and B = -50.


- a) Represent A and B in 2's complement with the minimum possible number of bits.
- **b)** Using 2's complement representations for the numbers, perform the operations A-B and A+B. Point out if there is overflow in any of this operations and why.

#### Question 1.2 (0.25 points)

- a) Draw the 3-bit Gray's Code
- b) Draw the 3-bit Jonhson's Code

#### Question 1.3 (0.25 points)

Draw the truth table of the following circuit:




# Universidad Carlos III de Madrid Digital Electronics. 1<sup>st</sup> midterm exam. March, 2014

Groups 65-69-79-95

#### Question 1.4 (0.25 points)


We want to design the following circuit (a 4-bit adder/subtractor).



Where A and B are the data inputs (4-bit), S is the data output (4-bit), Sel is the operation selection ('0' means addition and '1' means subtraction), and OV is an overflow indicator (it is active-high, and it is activated when there is overflow in the operation).

To design this circuit we have available the following components:

- Logic gates
- A 4-bit adder like the one of the figure:



Where A and B are the data inputs (4-bit), S is the data output (4-bit), and Cin/Cout are the carry-in and carry-out of the 4-bit adder.

Design the circuit using these available components.

#### **Problem** (1 points)


Given the following logic function:

$$f(a,b.c.d) = \overline{acd} + \overline{b}(a+c+\overline{d})$$

- a) Find the most simplified logic expression as a sum of products
- b) Find the most simplified logic expression as a product of sums
- c) Implement the logic function with only 2-input NOR gates.
- d) Implement f with a 4:16 decoder and additional logic gates.
- e) Implement f with a MUX4 (multiplexer with 4 data inputs) and additional logic gates.



## Universidad Carlos III de Madrid Digital Electronics. 1<sup>st</sup> midterm exam. March, 2014 Groups 65-69-79-95



M:Bwhen C=1

PI=M when D=0

PI=C when D=1

AND= C\* D

14=A when C=0

- \* Question 4: + You have to get the adder I substractor wracit using the chip given.
  The trick is to add the necessary gates to this chip in order to get the desired wracit.
  - + To substract in 2-complement, first you have to get the 2-complement of a variable (for example, using the inversion of this variable and adding "3"

+ Now you have to add A and B using the select input to decide if you want to add A and

B (addition) or to add A in 2-complement with B (substraction)

+ You can obtain all of this using the SEL in pot and every Sit of B with 4 xor gates (connecting the 4 xor outputs to the 4B bits in the 4-bit adder) and besides connecting the SEL input to the Governor of the 4-bit adder, so that


-> If SEL=O, Birnot inverted, CIN=O and the operation is A+B, Sot

- If SEL=1, Bir inverted, (IN=1 and the operation is A-B

+ To obtain the OV circuit, it is necessary to do the toth table with the most injuit cant bits of the Operands A(3), B(3) and S(3), considering that there is overflow when the sign changes, that means S(3)=1 (negative number I when A(3)=0 and B(3)=0 (positive numbers), or S(3)=0 (positive number) when A(3)=1 and B(3)=1 (negative numbers):

 $OV = \overline{A(3)} \cdot \overline{B(3)} \cdot S(3) + \overline{A(3)} \cdot \overline{B(3)} \cdot \overline{B(3)}$ 

+ therefore, the complete circuit is the next one:



5d = 5d (a+a) (c+c) = (a5d+ a5d)(+c) = a5cd+ a5cd+ a5cd+ a5cd

and

		1 /	01 1	1/201	1900101
a	5	C	d	1	position +
0 0 0 0	0 0 0 0	0011	0101	1 0 1 1	0 1 2 3
00000000	1111	0 0 1 1	0101	0 00 1	4 5 6 7
1 1 1 1	0000	0011	0101	1 1 1	8
1 1 1	1111	0011	01 01	0 0 0	12 13 14 15

5/cd	00	01	11	10
00	0	1	3	2
01	4	5	7	6
11	12	13	15	14
10	8	9	1 11	10

a) Sum of product -> 1st canonical form:

50.

5) Product of somt -> 2nd canonical form:

f= 5d+ a5+ acd


ab 60 01 11 10 50+0 00 1 1 1 5+ 01 1 3 1 1

$$f = (\bar{a} + \bar{b}).(\bar{b} + d).(a + c + \bar{d})$$


c) We use the first canonical form:

. The not gate it implemented with a work gate with the same inputs => - 1)

. The Nort with 3 inputs could be implemented as, for example, (a+ =)+ d and the AND could be implemented as NOR+ NOT



d) (= \( \int (0, 2, 3, 7, 8, 9, 10, 11) \), so looking at the truth table there are 4 solutions



e) Looking at the truth table:

