

SURNAME, NAME:

GROUP:

**Question 1 (2.5 points; 20 minutes)**

a) Obtain the representation of  $A=265_{10}$  in the following digital systems:

Binary	
Octal	
Hexadecimal	

b) Given the number  $B = 100000110_{CA2}$  represented in *2's-complement*, obtain the decimal representation.

c) Perform the following operations using 2's complement representations:  $B-A$ . Explain if there is overflow in the operation.

**SURNAME, NAME:**

**GROUP:**

**Question 2 (2.5 points; 20 minutes)**

Generate a circuit, with 4 inputs and 1 output, to detect the 5 least significant numbers of your DNI, without repetitions<sup>1</sup>. This circuit should also take into account the letter of the Document, if between A and L it should also detect the numbers 11 (0xB) and 13 (0xD) and if from M to Z the numbers to be included will be 12 (0xC) and 14 (0xE).

As an example, if your DNI were 40985665R, then the numbers to be detected are: 5, 6, 8, 9, 0, C and E.

a) Generate the truth table

a	b	c	d	Z

<sup>1</sup> If your DNI does not include 5 different numbers then use the ones it has.

- b) Write down the output Z in terms of MinTerms and MaxTerms
- c) Implement the circuit with 1 Mux of 2 control inputs plus the logic gates you consider

SURNAME, NAME:

GROUP:

**Question 3 (3 points; 30 minutes)**

Given the following VHDL code:

```

ARCHITECTURE first_partial OF exam IS
  -- Signal declaration

BEGIN

  s<=a&b;

  PROCESS (
    )
  BEGIN
    CASE s IS
      WHEN "00" =>    e <= '0';
      WHEN "01" =>    e <= '1';
      WHEN "10" =>    e <= c xor d;
      WHEN OTHERS => e <= d AND a;
    END CASE;
  END PROCESS;

  PROCESS (
    )
  BEGIN
    f(0)<=a OR b;
    f(1)<=e;
    f(3 downto 2)<=s;
  END PROCESS;

  y <= "11" WHEN f(3) = '1' ELSE
      "10" WHEN f(2) = '1' ELSE
      "01" WHEN f(1) = '1' ELSE
      "00";
  eo <= '1' WHEN f = "0000" ELSE '0';


END first_partial;
  
```

a) Describe the entity of this circuit

- b) Declare the necessary signals (in the code)
- c) Fill the sensitivity lists (in the code)
- d) Draw the schematic

**Question 4 (2 points; 20 minutes)**

Given the following circuit:



a) Obtain the truth table

- b) Describe the architecture for this circuit in VHDL.