



### Contents

- Basic Architecture
- 2. Memory Architectures
- **Application Development**
- Programming
- Running a Program

**SES - SuSe 2020** 



### **Basic Architecture**




### Introduction

- General-Purpose Processor
  - Processor designed for a variety of computation tasks (a.k.a. CPU or microprocessor)
  - Low unit cost, in part because manufacturer spreads NRE over large numbers of units
  - Carefully designed since higher NRE is acceptable
    - Can yield good performance, size and power
  - Advantage for embedded systems: Low NRE cost, short time-tomarket/prototype, high flexibility
    - User just writes software; no processor design



### **Basic Architecture**


- Control unit and datapath
  - Compare with single-purpose processor
- Key differences
  - Datapath is general
  - Control unit doesn't store algorithm
  - algorithm is "programmed" into memory






### **Datapath Operations**

- Load
  - Read memory location into register
- ALU operation
  - Input certain registers through ALU, store back in register
- Store
  - Write register to memory location




### **Control Unit**

- Control unit: configures datapath operations
  - Sequence of desired operations ("instructions") stored in memory – "program"
- Instruction cycle broken into several sub-operations, each one clock cycle, e.g.:
  - Fetch: Get next instruction into IR
  - Decode: Determine what the instruction means
  - Fetch operands: Move data from memory to datapath register
  - Execute: Move data through ALU
  - Store results: Write data from register to memory




### Fetch

- Get next instruction into IR
- PC: program counter, always points to next instruction
- IR: holds the fetched instruction






- Decode
  - Determine what the instruction means






- Fetch operands
  - Move data from memory to datapath register






- Execute
  - Move data through the ALU
  - This particular instruction does nothing during this suboperation






- Store results
  - Write data from register to memory
  - This particular instruction does nothing during this suboperation




SES - SuSe 2020




# **Instruction Cycles**






2 - 14


# **Instruction Cycles**






**SES - SuSe 2020** 

# **Instruction Cycles**






**SES - SuSe 2020** 

**2** - 15




### **Architectural Considerations**

- N-bit processor
  - N-bit ALU, registers, buses, memory data interface
  - Embedded: 8-bit, 16-bit, 32-bit common
  - Desktop/servers: 32 or 64 bit
- PC size determines address space
  - Often larger than data word size
  - PC size M, then address space is 2<sup>M</sup>




### **Architectural Considerations**

- Clock period
  - Inverse of clock frequency
  - Must be longer than longest register to register delay in entire processor
  - Longest path is called critical path (i.e. from a datapath register through the ALU and back to a datapath register)
  - Memory access is often the longest



# Pipelining: Increasing Throughput





# **Memory Architectures**



### **Memory Architectures**

#### von Neumann

- Single data bus which fetches both instructions and data
- Fewer memory wires, i.e. simpler hardware
- Bus is bottleneck (von Neumann Bottleneck)


### Program Processing Data Unit Memory

#### Von Neumann architecture



#### Harvard

- Two data buses
- Different address spaces
- Simultaneous program and data memory access, i.e. improved performance



Harvard architecture

AVR uses a Harvard architecture


### **Advantage of Harvard Architecture**

- Parallel fetching of data and instructions
- Optimized storage technology for each purpose
  - Program memory as ROM (e.g. Flash)
  - Data memory as RAM
  - Word length can be optimized
    - Data: byte wise access
    - Program: Size of instruction (e.g. 12, 14, 16 Bits)
- Size of address space is doubled
  - Example: 16 Bit addresses: von Neumann 2<sup>16</sup> = 64 KBytes, Harvard 128 KBytes

### **Modified Harvard Architecture**

- von Neumann model of stored program computing has advantage over *pure* Harvard machines
  - code can be treated as data, and vice versa
  - reading a program from disk storage and executing it
  - better memory utilization (trade program for data memory)
- Modified Harvard Architecture Variation of Harvard computer architecture that allows contents of instruction memory to be accessed as if it were data, allows code to be generated

### ATmega1281 uses a Harvard Architecture




Source: ATMEL



### **Cache Memory**

- Memory access may be slow
- Cache is small but fast memory close to processor
  - Holds copy of part of memory
  - Hits and misses
  - Caches are used for instructions (I-cache) and data (D-cache)






# **Application Development**

## **Application Development**

- Development processor
  - Processor on which we write and debug programs
    - Usually a PC, laptop
- Target processor
  - Processor the program will run on in embedded system
    - Often different from development processor







### **Toolchain**


- Toolchain
  - Set of software development tools that are linked (or chained) together to produce an executable application for a processor
  - For embedded development cross toolchains are used
    - Toolchain runs on a development system of a specific architecture (such as x86) but produce binary code (executables) to run on target architecture (e.g. AVR)
- Optionally, a toolchain may contain other tools such as a debugger
- Various open source projects that comprise entire toolchain are available

### **Tools**

- Preprocessor
  - Processes source code (inclusion of header files, macro expansions, conditional compilation, etc.)
- Compiler
  - Translates human readable code into assembly language for a particular processor
- Assembler
  - Translates assembly language into opcodes. Produces an object file
- Linker
  - Organizes object files, necessary libraries, and other data and produces a relocatable file
- Locator
  - Takes relocatable file and information about system's memory and produces an executable, e.g. transform relocatable addresses into absolute addresses
- gcc (GNU Compiler Collection) takes care of all steps at once!

**SES - SuSe 2020** 

## **Embedded Software Development Process**



# **Tools: Embedded System Specifics**

- Tools run on development computer, not on embedded computer
- Compiler
  - Has to know specific hardware, optimizes for size & speed
- Assembler
  - Produces "startup code"; not inserted automatically as in general purpose computers (i.e., programmer needs to compile it independently)
- Linker
  - Needs correct libraries
- Locator
  - Needs programmer input for information about memory
- Complete embedded tool chain often integrated into Integrated Development Environment (IDE)
  - e.g. Eclipse, AVR Studio


# Moving program onto embedded system

- Compiled program (image) needs to get onto embedded system
- Methods to load image:
  - In-System Programming (ISP)
    - Programmed while installed in a complete system, rather than requiring chip to be programmed prior to installing it into system
    - Entire image installed into EEPROM or flash memory from serial port of PC (e.g. using SPI)
    - Downloading image through a JTAG or BDM interface
  - Bootloader
    - Data transfer utility program on host, as well as a target loader on embedded system
    - Loads programs onto system over a serial line (e.g. RS-232)
    - Requires no special hardware



**2** - 32

# **Cross-platform development environment**




Quelle: book.opensourceproject.org.cn

**SES - SuSe 2020** 



# **Joint Test Action Group (JTAG)**

- JTAG: Originally interface used for testing PCBs after assembly
- Chip's IO lines can be controlled and read via JTAG ports allowing a board test sequence to be performed
- JTAG also allows device programmer hardware to transfer data into internal non-volatile memory
- Advantage of JTAG
  - Devices can be daisy chained: One JTAG port can serve to program/ debug/test multiple devices






# Programming

## **Programming**

- Programmer doesn't need detailed understanding of architecture
  - Instead, needs to know what instructions can be executed
- Three levels of instructions:
  - 1. Machine language
  - 2. Assembly level
  - 3. High-level structured languages (C, C++, Ada, Java, etc.)
- Today mainly high-level languages are used
  - They do not depend on hardware or abilities of CPU
  - But, some assembly level programming may still be necessary
- High-level languages provide device driver APIs
  - Driver: program communicating with and controls (drives) a device

### **Assembler in Microcontrollers**

- Human-readable abbreviations replace binary code words of machine language
- Goal of assembler is to make hardware resources of processor accessible
  - CPU and ALU
  - storage units (internal/external RAM, EEPROM)
  - ports for timers, AD converters, and other devices
- Accessible means directly accessible and not via drivers or other interfaces (e.g. as in operating systems)
- Complete hardware is at programmers command






#### **Assembly-Level Instructions**

Instruction 1	opcode	operand1	operand2
Instruction 2	opcode	operand1	operand2
Instruction 3	opcode	operand1	operand2
Instruction 4	opcode	operand1	operand2

#### Structure

- opcode field
- operand fields
  - number varies (source and destination)
  - addressing modes
- Instruction Set: Legal set of instructions of processor
  - Data transfer: memory/register, register/register, I/O, etc.
  - Arithmetic/logical: move register through ALU
  - Branches: determine next PC value when not just PC+1
- AVR instructions are 16 or 32 bits wide

# **Addressing Modes**



## **A Simple Instruction Set**

Assembly instruct.	First byt	e	Second byte	Operation
MOV Rn, direct	0000	Rn	direct	Rn = M(direct)
MOV direct, Rn	0001	Rn	direct	M(direct) = Rn
MOV @Rn, Rm	0010	Rn	Rm	M(Rn) = Rm
MOV Rn, #immed.	0011	Rn	immediate	Rn = immediate
ADD Rn, Rm	0100	Rn	Rm	Rn = Rn + Rm
SUB Rn, Rm	0101	Rn	Rm	Rn = Rn - Rm
JZ Rn, relative	0110	Rn	relative	PC = PC+ relative (only if Rn is 0)
	opcode		operands	, ,

Destination is (almost) always given first, then source!



### **Sample Programs**

#### **C** program

```
int total = 0;
for (int i=10; i!=0; i--)
   total += i;
// next instructions...
```


#### **Equivalent assembly program**

#### Try some others

- Handshake: Wait until the value of M[254] is not 0, set M[255] to 1, wait until M[254] is 0, set M[255] to 0 (assume those locations are ports)
- (Harder) Count the occurrences of zeros in an array stored in memory locations 100 through 199

### **LPT (Line Print Terminal)**


- An LPT port (parallel port) has an
  - 8-bit data bus
  - four pins for control output (Strobe, Linefeed, Initialize, and Select In), and
  - five more for control input (ACK, Busy, Select, Error, and Paper End)
- Data transfer speed
  - 12,000 kbit/s





#### **Example: Parallel Port Driver**

LPT Connection Pin	I/O Direction	Register Address
1	Output	0 <sup>th</sup> bit of register #2
2-9	Output	0 <sup>th</sup> - 7 <sup>th</sup> bit of register #0
10,11,12,13,15	Input	6,7,5,4,3 <sup>th</sup> bit of register #1
14,16,17	Output	1,2,3th bit of register #2




- Using assembly language programming we can configure a PC parallel port to perform digital I/O
  - write and read to three special registers (#0, #2 for output, #1 for input) to accomplish this
  - table provides list of parallel port connector pins and corresponding register location
- Example: parallel port monitors the input switch and turns the LED on/off accordingly

#### **Parallel Port Example**

```
; This x86 program consists of a sub-routine reading the state
; of the input pin, determining the on/off state of our switch
; and asserts the output pin, turning LED on/off accordingly
.386
checkPort
            proc
       al
                         ; save the content
push
                         ; save the content
push
       dx, 0x3BC + 1
                         ; base + 1 for register #1
mov
       al, dx
                         ; read register #1
       al, 0x10
                         ; mask out all but bit # 4
and
       al, 0
                         ; is it 0?
cmp
                         ; if not, turn LED on
       SwitchOn
ine
SwitchOff:
       dx, 0x3BC + 0
                       ; base + 0 for register #0
      al, dx
                         ; read current state of port
in
      al, Oxfe
                         ; clear first bit (masking)
and
       dx, al
                         ; write it out to the port
out
jmp
       Done
                         ; we are done
SwitchOn:
       dx, 0x3BC + 0
                         ; base + 0 for register #0
      al, dx
                        ; read current state of port
in
       al, 01h
                         ; set first bit (masking)
       dx, al
                         ; write it out to port
out
Done:
                         ; restore the content
pop
                         ; restore the content
pop
            endp
checkPort
```

```
extern "C" checkPort(void); // defined in assembly
void main(void) {
   while (1) {
      checkPort();
```



LPT Connection Pin	I/O Direction	Register Address
1	Output	0 <sup>th</sup> bit of register #2
2-9	Output	0 <sup>th</sup> – 7 <sup>th</sup> bit of register #0
10,11,12,13,15	Input	6,7,5,4,3 <sup>th</sup> bit of register #1
14,16,17	Output	1,2,3 <sup>th</sup> bit of register #2


Address of register #0 is 0x3BC



#### **Parallel Port Example**

- General register al, dx are saved/restored
- Different notation for hex values: 72h, 72H, 0x72, \$72, 72<sub>16</sub>;
- Switch 0 means switch off
- In/out instructions read/write internal registers
  - Operands: address and data
  - In: content of 8-bit operand will be written to addressed register
  - Out: content of addressed 8-bit register will be read into operand (operation direction right to left)
- Address is calculated by adding address of device (0x3BC) to address of register
- camp al, imm8: Compares first operand with second operand and sets status flags in EFLAGS register according to result
- cmp instruction typically used in conjunction with conditional jump

## Implementation of an Embedded Program




- Super Loop:
  - runs forever
  - is used for tasks of low/medium complexity
  - cannot be used to periodically execute a function at fixed intervals
  - only interrupts intercept the super loop

#### **Super Loop**

- In delay processor may transit into low power mode
- Alternative: Scheduler, operating system (OS)



### **Super Loop with Interrupts**



#### **Operating System**

- Software layer providing low-level services to a program
  - Loading & executing programs, process
  - Sharing, allocate and manage system resources
  - File management, disk access, keyboard/display interfacing
  - Scheduling multiple programs for execution
  - Program makes system calls to OS
  - System Call: Mechanism for application to invoke the OS via software interrupt

```
DB file name "out.txt"
                           -- store file name
MOV RO, 1324
                           -- system call "open" id
MOV R1, file name
                           -- address of file-name
INT 34
                           -- cause a system call
JZ R0, L1
                           -- if zero -> error
   ... read the file
                           -- bypass error cond.
JMP L2
L1:
   ... handle the error
L2:
```



## Running a Program

### Running a Program

- If development processor is different than target, how can we run our compiled code? Two options:
  - Download to target processor
  - Simulate
- Simulation
  - One method: Hardware description language
    - But slow, not always available
  - Another method: Instruction set simulator (ISS)
    - Runs on development processor, but executes instructions of target processor

# **A Simple Instruction Set**

MOV Rn, direct $0000$ Rndirect $Rn = M(direct)$ MOV direct, Rn $0001$ Rndirect $M(direct) = Rr$ MOV @Rn, Rm $0010$ RnRm $M(Rn) = Rm$	n
	)
MOV @Rn, Rm 0010 Rn Rm M(Rn) = Rm	a
MOV Rn, #immed.  0011 Rn immediate Rn = immediate	te
ADD Rn, Rm $0100 \qquad \text{Rn} \qquad \text{Rm} \qquad \text{Rn} = \text{Rn} + \text{Rm}$	1
SUB Rn, Rm	
JZ Rn, relative  O110 Rn  relative  PC = PC+ relative  (only if Rn is	
MOV Rn, @Rm $0111 Rn Rm Rn = M(Rm)$	
opcode operands	

Destination is always given first, then source!




#### **Example for Instruction Set Simulator**

```
#include <stdio.h>
typedef struct {
 uint8 t first byte, second byte;
} instruction t;
instruction t program[PROGRAMSIZE]; // instruction memory
uint8 t memory[MEMORYSIZE];
                          // data memory
int8 t run program(int16 t num instr) {
 int16 t pc = -1;
 uint8 t fb, sb, fb low, sb high;
 while( ++pc < num instr ) {</pre>
   fb = program[pc].first byte;
   sb = program[pc].second byte;
   fb low = fb & 0x0f; // Rn
   sb high = sb >> 4; // Rm
   switch(fb >> 4) { // opcode
     case 0: reg[fb low] = memory[sb]; break;
     case 1: memory[sb] = reg[fb low]; break;
     case 2: memory[reg[fb low]] =
            reg[sb high]; break;
     case 3: reg[fb low] = sb; break;
     case 4: reg[fb low] += reg[sb high]; break;
     case 5: reg[fb low] -= reg[sb high]; break;
     case 6: if (req[fb low] == 0) pc += sb; break;
```

```
case 7: reg[fb low] = memory[reg[sb high]]; break
       default: return -1;
  return 0;
|void print memory contents() {
 // Output of content of memory
int16 t main(int argc, char *argv[]) {
 FILE * ifs;
 if (argc != 2 || (ifs = fopen(argv[1], "rb") == NULL ) {
    return -1;
 if (run program(fread(program, sizeof(instruction),
    sizeof(program)/sizeof(instruction), ifs)) == 0)
    print memory contents();
    return 0;
  } else {
    return -1;
```



### **Testing and Debugging**



#### ISS

- Gives control over time set breakpoints, look at register values, set values, step-bystep execution, ...
- But, doesn't interact with real environment

#### Download to board

- Use device programmer
- Runs in real environment, but not controllable

#### Compromise: emulator

- Runs in real environment, at speed or near
- Supports some controllability from the PC



#### **Chapter Summary**

- General-purpose processors
  - Good performance, low NRE, flexible
- Controller, datapath, and memory
- Structured languages prevail
  - But some assembly level programming still necessary
- Many tools available
  - Including instruction-set simulators, in-circuit emulators

