
# Approximation-aware Partitioning for Periodic Tasks on an Approximate-Exact MPSoC

by: Stefan Huemer


A review on the RISC-V core used in the project:

- Modules that connect to each other using the AXI-Light interface.
- Using these modules, bigger components can easily be constructed, for example a Node, consisting of a CPU module among others.

#### PicoRV32 structure and modules:



#### PiXoRV32 structure and modules:



## New R-Type instruction defined in RISC-V ISA:

Hard coded word with the value 0xF EC5857F • C code for approximate multiplication function: R-Type instruction with an opcode not used by \_\_attribute\_\_((noinline)) original ISA int amul( int rd , int rs1, int rs2) asm\_\_volatile\_\_(".word\_0xFEC5857F\n"); asm\_\_volatile\_\_("addi\_%0,\_x10,\_0":"=r"(r)); return rd; 31 25 24 12 11 7 6 20 19 15 14 opcode funct7 rd rs2 funct3 rs1 R-Type instruction 31 25 24 20 19 15 14 12 11 7 6 1111111 01100 01011 000 01010 1111111


R-Type instruction with encoded bits


## New R-Type instruction defined in RISC-V ISA:

Hard coded word with the value 0xF EC5857F • C code for approximate multiplication function: R-Type instruction with an opcode not used by attribute ((noinline)) original ISA int amul( int rd , int rs1, int rs2) asm\_\_volatile\_\_(".word\_0xFEC5857F\n"); asm\_\_volatile\_\_("addi\_%0,\_x10,\_0":"=r"(r)); return rd; 31 25 24 12 11 7 6 20 19 15 14 opcode funct7 rd rs2 funct3 rs1 R-Type instruction 31 25 24 20 19 15 14 12 11 7 6 1111111 01100 01011 000 01010 1111111

R-Type instruction with encoded bits

• NoC and PicoRV32 connection: AXI4-Lite





## Implementation and Simulations:

- Software: C++ application GNU / Verilator
- Synthetize tool: Xilinx Vivado (FPGA)
- Memory Packer: BRAM on FPGA