Spartan6_DSP48A1

RTL and FPGA design

RTL code

The internal register_mux block

```
module reg_mux_block (x,sel,clk,ce,rst,y);
    parameter WIDTH=18;
    parameter RSTTYPE="SYNC";
    input [WIDTH-1:0]x;
   input sel,clk,rst,ce;
    output [WIDTH-1:0]y;
    reg [WIDTH-1:0] reg_out;
    //Register
    generate
        if (RSTTYPE=="SYNC") begin
            always @(posedge clk) begin
                if (ce) begin
                    if(rst) begin
                    reg_out <= 0;
                    end else begin
                        reg_out <= x;
                    end
                end
            end
        end else begin
            always @(posedge clk or posedge rst) begin
                if (ce) begin
                    if(rst) begin
                    reg_out <= 0;
                    end else begin
                        reg_out <= x;
                    end
            end
        end
    endgenerate
    //Multiblixer
    assign y= sel? reg_out:x;
endmodule : reg_mux_block
```

```
end

end

end

makenerate

//Multiblixer

sassign y= sel? reg_out:x;

endmodule : reg_mux_block
```

DSP RTL design

```
module DSP (clk,rsta,rstb,rstm,rstp,rstc,rstd,rstcarryin,rstopmode,cea,ceb,cem,cep,cec,ced,ceopmode,cecarryin,
  carryin,opmode,a,b,d,c,bcin,pcin,bcout,pcout,p,m,carryout,carryoutf);
  parameter A0REG=0;
  parameter B1REG=1;
  parameter CREG=1:
  parameter DREG=1;
  parameter CARRYOUTREG=1;
  parameter OPMODEREG=1;
parameter CARRYINSEL="opmode5";
  input [7:0]opmode;
input [17:0]a,b,d,bcin;
input [47:0]c,pcin;
   input clk, rsta, rstb, rstm, rstp, rstc, rstd, rstcarryin, rstopmode, cea, ceb, cem, cep, cec, ced, cecarryin, ceopmode, carryin;
  output [17:0]bcout;
output [47:0]p,pcout;
output [35:0]m;
output carryout,carryoutf;
  // wires for internal signals
  wire [7:0]apmodew;
wire [17:0]a9w,a1w,dw,b0w,b1w,pre_adder,b1_inw,b0_inw;
  wire [35:0]mw,mult_outw;
  wire [47:0]post_adder,cw;
  wire cinw,cout,carry_cascade;
reg [47:0]x_out,z_out;
  always @(*) begin
//Multiplixer X
          case (opmodew[1:0])
                  0: x_out=0;
                   1: x_out={12'h000,mw};
                   2: x_out=pcout;
                   3: x_out={dw[11:0], a1w[17:0],b1w[17:0]};
                  default : x_out=0;
          //Multiplixer Z
          case (opmodew[3:2])
                  0: z_out=0;
                  1: z_out=pcin;
                   2: z_out=pcout;
                   3: z_out=cw;
                  default : z_out=0;
//inistantiation of the reg_mux blocks for inputs and outputs and internal signals

reg_mux_block #(.WIDTH(18),.RSTTYPE("SYNC")) D (.x(d),.sel(DREG),.clk(clk),.ce(ced),.rst(rstd),.y(dw));

reg_mux_block #(.WIDTH(18),.RSTTYPE("SYNC")) B0 (.x(b0_inw),.sel(B0REG),.clk(clk),.ce(ceb),.rst(rstb),.y(b0w));

reg_mux_block #(.WIDTH(18),.RSTTYPE("SYNC")) A0 (.x(a),.sel(A0REG),.clk(clk),.ce(cea),.rst(rsta),.y(a0w));

reg_mux_block #(.WIDTH(48),.RSTTYPE("SYNC")) C (.x(c),.sel(CREG),.clk(clk),.ce(cea),.rst(rsta),.y(cw));

reg_mux_block #(.WIDTH(18),.RSTTYPE("SYNC")) DPMODE (.x(opmode),.sel(OPMODEREG),.clk(clk),.ce(ceopmode),.rst(rstopmode),.y(opmodew));

reg_mux_block #(.WIDTH(18),.RSTTYPE("SYNC")) B1 (.x(a0w),.sel(A1REG),.clk(clk),.ce(cea),.rst(rsta),.y(alw));

reg_mux_block #(.WIDTH(1),.RSTTYPE("SYNC")) CYI (.x(carry_cascade),.sel(CARRYINREG),.clk(clk),.ce(cearryin),.rst(rstcarryin),.y(cinw));

reg_mux_block #(.WIDTH(16),.RSTTYPE("SYNC")) M (.x(mult_outw),.sel(MREG),.clk(clk),.ce(cean),.rst(rstm),.y(mw));

reg_mux_block #(.WIDTH(48),.RSTTYPE("SYNC")) P (.x(post_adder),.sel(PREG),.clk(clk),.ce(cean),.rst(rstm),.y(mw));

reg_mux_block #(.WIDTH(16),.RSTTYPE("SYNC")) P (.x(cout),.sel(CARRYINREG),.clk(clk),.ce(cean),.rst(rstm),.y(carryout));
```

Testbench

```
initial begin
  // test the rst of the input registers
  rsta=1; rstb=1; rstc=1; rstd=1; rstcarryin=1; rstopmode=0; rstp=0; rstm=0; // resets
  a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
  cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables

bcout_expected=0; p_expected=0; pcout_expected=0; // expected values
  m_expected=0; carryout_expected=0; carryoutf_expected=0;
  @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
  if (bcout_expected!=bcout||p_expected!=p||pcout_expected!=pcout||m_expected!=m
  ||carryout_expected!=carryout||carryoutf_expected!=carryoutf) begin
  $display("There is an error");
  $stop;
end
```


```
// test the rst of the output registers
  rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=1; rstopmode=0; rstp=1; rstm=1; // resets
  a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
  cea=1; ceb=1; cem=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
  bcout_expected=60; p_expected=0; pcout_expected=0; // expected values
  m_expected=0; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
  if (bcout expected!=bcout||p expected!=p||pcout expected!=pcout||m expected!=m
  ||carryout_expected!=carryout||carryoutf_expected!=carryoutf) begin
       $display("There is an error");
    rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
    a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
    cea=0; ceb=0; cem=0; cep=0; cec=0; ced=0; cecarryin=0; ceopmode=0; // clk enables
    bcout_expected=60; p_expected=0; pcout_expected=0; // expected values
    m_expected=0; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
    if (bcout expected!=bcout||p expected!=p||pcout expected!=pcout||m expected!=m
    ||carryout_expected!=carryout||carryoutf_expected!=carryoutf) begin
        $display("There is an error");
    end
// test of the outputs with diffrent operation modes
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b000000000; // inputs
cea=1; ceb=1; cem=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
bcout_expected=20; p_expected=0; pcout_expected=0; // expected values
m_expected=200; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk);// 4 clk cycle
if (bcout_expected!=bcout||p_expected!=p||pcout_expected!=pcout||m_expected!=m
||carryout_expected!=carryout||carryoutf_expected!=carryoutf) begin
    $display("There is an error");
  // test the rst of the output registers
  rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=1; rstopmode=0; rstp=1; rstm=1; // resets
  a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
  cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
  bcout_expected=60; p_expected=0; pcout_expected=0; // expected values
  m_expected=0; carryout_expected=0; carryoutf_expected=0;
  @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk);// 4 clk cycle
  if (bcout_expected!=bcout||p_expected!=p||pcout_expected!=pcout||m_expected!=m
  ||carryout_expected!=carryout||carryoutf_expected!=carryoutf) begin
       $display("There is an error");
  end
```

```
// test the pre adder subtractor (subtract) and the c port
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b01011101; // inputs
cea=1; ceb=1; cem=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
bcout_expected=20; p_expected=230; pcout_expected=230; // expected values
m_expected=200; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
if (bcout_expected!=bcout||p_expected!=p||pcout_expected!=pcout||m_expected!=m
||carryout_expected!=carryout||carryoutf_expected!=carryoutf) begin
$dispLay("There is an error");
$stop;
end
stop="text-add-color: blue color: blue
```

Do file

```
1 vlib work
2 vlog DSP.v DSP_tb.v
3 vsim -voptargs=+acc work.DSP_tb
4 add wave *
5 run -all
6 #quit -sim
```

Simulation



Constrain file and debug core

```
## This file is a general .xdc for the Basys3 rev B board
                         ## To use it in a project:
                     ## - uncomment the lines corresponding to used pins
                     ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the proj
                   ## Clock signal
                      set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
                      create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
                      ## Configuration options, can be used for all designs
                   set_property CONFIG_VOLTAGE 3.3 [current_design]
                     set_property CFGBVS VCCO [current_design]
                      ## SPI configuration mode options for QSPI boot, can be used for all designs
                   set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
                  set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
                set_property CONFIG_MODE SPIx4 [current_design]
create_debug_core u_ila_0 ila
sst_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
sst_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
sst_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
sst_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
sst_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
sst_property C_INFIG_CNR_false [get_debug_cores u_ila_0]
sst_property C_INFIG_ENR_false [get_debug_cores u_ila_0]
sst_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
sst_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
sst_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
sst_property PROSE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
sst_property port_width 18 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list (bcout_OBUF[0]) {bcout_OBUF[1]} {bcout_OBUF[2]} {bcout_OBUF[3]} {bcout_OBUF[4]} {bcout_OBUF[4]} {c_IBUF[4]} {c_IBUF[6]} {c_IBUF[6]}
    create_debug_core u_ila_0 ila
    set_property port_width 36 [get_debug_ports u_ila_0/probe2] 
set_property port_width 36 [get_debug_ports u_ila_0/probe2] 
connect_debug_port u_ila_0/probe2 [get_nets [list {m_oBUF[0]} {m_oBUF[1]} {m_oBUF[2]} {m_oBUF[3]} {m_oBUF[4]} {m_oBUF[5]} {m_oBUF[6]} {m
    set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 48 [get_debug_ports u_ila_0/probe3]
set_property port_width 48 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {pcin_IBUF[0]} {pcin_IBUF[1]} {pcin_IBUF[2]} {pcin_IBUF[3]} {pcin_IBUF[4]} {pcin_IBUF[4]} {pcin_IBUF[5]} {
create_debug_port u_ila_0/probe4
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 48 [get_debug_ports u_ila_0/probe4]
set_property port_width 48 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {p_oBUF[0]} {p_oBUF[1]} {p_oBUF[2]} {p_oBUF[3]} {p_oBUF[4]} {p_oBUF[5]} {p_oBUF[6]} {p
                                                                   Type Golden, port, d. 122

dith 1 [get_debug_port, d. 122

u_ila_0/probe1 [get_debug_ports_u_ila_0/probe12]

tila_0 probe

TYPE DATA_AMO_TRIGGER [get_debug_ports_u_ila_0/probe12]

dith i [get_debug_ports_u_ila_0/probe12]

dith i [get_debug_ports_u_ila_0/probe12]
                                                                  LIL B Ø/probet2 [get_nets [list techny]
u_lls g prob
| YPE ONTA AND TRIGGER [get_debug_ports u_lla_@/probe13]
| width 1 [get_debug_ports u_lla_@/probe13]
| lis_Morobe11 [get_nets_[list_ced_18uF]]
                                              port_width f [80]
_port_wila_0 probe1 [get_nets [list_cem_IBUF]]
_port_wila_0 probe_NENCECE [get_debug_ports w_lla_0/probe15]
_port_width i [get_debug_ports w_lla_0/probe15]
_port_width i [get_debug_ports w_lla_0/probe15]
                                                                  u 11a Ø/probetS [get_nets [alex temper ]
u 11a Ø probe
[TYPE DATA AND PRIGGER [get_debug ports u_illa Ø/probe16]
seidth i [get_debug ports u_illa Ø/probe16]
i Alexabe16 [get_nets_[list_cep_18UF]]
                                                                  u lla Ø/probel9 [get_nets [also und

v lla Ø probe

[TYPE DATA AND TRIGGER [get_debug_ports u_lla Ø/probe20]

width 1 [get_debug_ports u_lla Ø/probe20]

the Oranchi-09 [get_nets_[list_retc_[BUF]]]
                                                                 u jla 0/probe20 [get_nets [iss

u jla 0 probe


jve DATA AMO TRIGGER [get_debug_ports u ila 0/probe21]

sidth 1[get_debug_ports u ila 0/probe21]


u jla 0/probe21 [get_nets [list rstcarryin_IBUF]]

u jla 0/probe22 [get_nets [ilst rstcarryin_IBUF]]
                                             goort u.lia @yendezi [get.mess [list estcarryin.lum]]
port u.lia @yendezi [get.mess [list estcarryin.lum]]
port u.lia @yendezi
port u.lia w.lia @yendezi
port u.lia @yendezi
port u.lia @yendezi
port u.l
```

Elaboration




Internal block



Messages

➤ Elaborated Design (2 infos, 5 status messages)
 ➤ General Messages (2 infos, 5 status messages)
 ⑤ [Project 1-570] Preparing netlist for logic optimization
 ➤ ① Processing XDC Constraints (4 more like this)
 ⑥ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Synthesis



Messages

> ① Command: synth_design -rtl -name rtl_1 (5 more like this)

> Synthesis (3 critical warnings, 11 status messages)

> ① Command: synth_design -top DSP -part xc7a200tffg1156-3 (10 more like this)

> ① [Synth 8-3352] multi-driven net post_adder0[48] with 1st driver pin 'i_1/i_379/0' [DSP.v.74] (1 more like this)


① [Synth 8-5559] multi-driven net post_adder0[48] is connected to constant driver, other driver is ignored [DSP.v.74]

> Synthesized Design (2 status messages)

> ② General Messages (2 status messages)

> ② Parsing XDC File [Constraints_basys3.xdc] (1 more like this)


Utilization report



Timing




Implementation



Messages

- → □ Implementation (234 status messages)
 - ∨
 □ Design Initialization (7 status messages)
 - > (i) Command: link_design -top DSP -part xc7a200tffg1156-3 (6 more like this)
 - ∨ □ Opt Design (54 status messages)
 - > (i) Command: opt_design (53 more like this)
 - ∨ □ Place Design (90 status messages)
 - > (i) Command: place_design (89 more like this)
 - ∨ □ Route Design (83 status messages)

Utilization report



Timing

