

Spartan6_DSP48A1

RTL and FPGA design

RTL code

The internal register_mux block

```
1  module reg_mux_block (x,sel,clk,ce,rst,y);
2      parameter WIDTH=18;
3      parameter RSTTYPE="SYNC";
4      input [WIDTH-1:0]x;
5      input sel,clk,rst,ce;
6      output [WIDTH-1:0]y;
7      reg [WIDTH-1:0] reg_out;
8      //Register
9      generate
10         if (RSTTYPE=="SYNC") begin
11             always @(posedge clk) begin
12                 if (ce) begin
13                     if(rst) begin
14                         reg_out <= 0;
15                     end else begin
16                         reg_out <= x;
17                     end
18                 end
19             end
20         end else begin
21             always @(posedge clk or posedge rst) begin
22                 if (ce) begin
23                     if(rst) begin
24                         reg_out <= 0;
25                     end else begin
26                         reg_out <= x;
27                     end
28                 end
29             end
30         end
31     endgenerate
32     //Multiblexer
33     assign y= sel? reg_out:x;
34 endmodule : reg_mux_block
```

```
34  euqwoqnte : LeB~wnx~pjoek
33  qsz?Bu λ= zeJ; LeB~onf:x:
35  \\wnjcpj?xel
37  euq8eu6e3ce
38  euq
39  euq
40  euq
41  euq
```

DSP RTL design

```
module DSP (clk,rsta,rstb,rstm,rstp,rstc,rstd,rstcarryin,rstopmode,cea,ceb,cem,cep,cec,ced,ceopmode,cecarryin,
carryin,opmode,a,b,d,c,bcin,pcin,bcout,pcout,p,m,carryout,carryoutf);
parameter A0REG=0;
parameter A1REG=1;
parameter B0REG=0;
parameter B1REG=1;
parameter CREG=1;
parameter DREG=1;
parameter MREG=1;
parameter PREG=1;
parameter CARRYINREG=1;
parameter CARRYOUTREG=1;
parameter OPMODEREG=1;
parameter CARRYINSEL="opmode5";
parameter B_INPUT="DIRECT";
input [7:0]opmode;
input [17:0]a,b,d,bcin;
input [47:0]c,pcin;
input clk,rsta,rstb,rstb,rstm,rstp,rstc,rstd,rstcarryin,rstopmode,cea,ceb,cem,cep,cec,ced,cecarryin,ceopmode,carryin;
output [17:0]bcout;
output [47:0]p,pcout;
output [35:0]m;
output carryout,carryoutf;
// wires for internal signals
wire [7:0]opmodew;
wire [17:0]a0w,a1w,dw,b0w,b1w,pre_adder,b1_inw,b0_inw;
wire [35:0]mw,mult_outw;
wire [47:0]post_adder,cw;
wire cinw,cout,carry_cascade;
reg [47:0]x_out,z_out;
```

```
reg [47:0]x_out,z_out;
//////////////////////////////////////
//selections of internal multiplexers
always @(*) begin
    //Multiplexer X
    case (opmodew[1:0])
        0: x_out=0;
        1: x_out={12'h000,mw};
        2: x_out=pcout;
        3: x_out={dw[11:0], a1w[17:0],b1w[17:0]};
        default : x_out=0;
    endcase
    //Multiplexer Z
    case (opmodew[3:2])
        0: z_out=0;
        1: z_out=pcin;
        2: z_out=pcout;
        3: z_out=cw;
        default : z_out=0;
    endcase
end
```

```
//////////////////////////////////////
//instantiation of the reg_mux blocks for inputs and outputs and internal signals
reg_mux_block #( .WIDTH(18),.RSTTYPE("SYNC")) D (.x(d),.sel(DREG),.clk(clk),.ce(ceced),.rst(rstd),.y(dw));
reg_mux_block #( .WIDTH(18),.RSTTYPE("SYNC")) B0 (.x(b0_inw),.sel(B0REG),.clk(clk),.ce(ceb),.rst(rstb),.y(b0w));
reg_mux_block #( .WIDTH(18),.RSTTYPE("SYNC")) A0 (.x(a),.sel(A0REG),.clk(clk),.ce(cea),.rst(rsta),.y(a0w));
reg_mux_block #( .WIDTH(48),.RSTTYPE("SYNC")) C (.x(c),.sel(CREG),.clk(clk),.ce(cec),.rst(rstc),.y(cw));
reg_mux_block #( .WIDTH(8),.RSTTYPE("SYNC")) OPMODE (.x(opmode),.sel(OPMODEREG),.clk(clk),.ce(ceopmode),.rst(rstopmode),.y(opmodew));
reg_mux_block #( .WIDTH(18),.RSTTYPE("SYNC")) B1 (.x(b1_inw),.sel(B1REG),.clk(clk),.ce(ceb),.rst(rstb),.y(b1w));
reg_mux_block #( .WIDTH(18),.RSTTYPE("SYNC")) A1 (.x(a0w),.sel(A1REG),.clk(clk),.ce(cea),.rst(rsta),.y(a1w));
reg_mux_block #( .WIDTH(1),.RSTTYPE("SYNC")) CYI (.x(carry_cascade),.sel(CARRYINREG),.clk(clk),.ce(cecarryin),.rst(rstcarryin),.y(cinw));
reg_mux_block #( .WIDTH(36),.RSTTYPE("SYNC")) M (.x(mult_outw),.sel(MREG),.clk(clk),.ce(cem),.rst(rstm),.y(mw));
reg_mux_block #( .WIDTH(48),.RSTTYPE("SYNC")) P (.x(post_adder),.sel(PREG),.clk(clk),.ce(cep),.rst(rstp),.y(p));
reg_mux_block #( .WIDTH(1),.RSTTYPE("SYNC")) CYO (.x(cout),.sel(CARRYOUTREG),.clk(clk),.ce(cecarryin),.rst(rstcarryin),.y(carryout));
//////////////////////////////////////
```

```

63 reg_mux_block #(M2B0W(1),M37772(1)) CIO (.x(bcout),.sel(CARRY00W(1)),.clk(clk),.ce(cecarryin),.rst(rstcarryin),.y(carryout)),
64 ///////////////////////////////////////////////////
65 //B0 input selection
66 assign b0_inw=(B_INPUT=="DIRECT")? b:(B_INPUT=="CASCADE")?bcin:0;
67 //B1 input selection
68 assign b1_inw=(opmode[4])? pre_adder:b0w;
69 //Carry in selection
70 assign carry_cascade=(CARRYINSEL=="opmode5")? opmode[5]:(B_INPUT=="CARRYIN")?carryin:0;
71 //pre Adder_Subtractor
72 assign pre_adder=(opmode[6])? dw-b0w:dw+b0w;
73 //post Adder_Subtractor
74 assign {carryout,post_adder}=(opmode[7])? z_out-(x_out+cinw):z_out+x_out+cinw;
75 // Internal Multiplier
76 assign mult_outw=b1w*a1w;
77 // continuous assignments for outputs
78 assign m=mw;
79 assign pcout=p;
80 assign bcout=b1w;
81 assign carryoutf=carryout;
82 endmodule : DSP

```

Testbench

```

module DSP_tb ();
    reg [7:0]opmode;
    reg [17:0]a,b,d,bcin;
    reg [47:0]c,pcin;
    reg clk,rsta,rstb,rstm,rstp,rstc,rstd,rstcarryin,rstopmode,cea,ceb,cem,cep,cec,ced,cecarryin,ceopmode,carryin;
    wire [17:0]bcout;
    wire [47:0]p,pcout;
    wire [35:0]m;
    wire carryout,carryoutf;
    // expected values to compare with
    reg [17:0]bcout_expected;
    reg [47:0]p_expected,pcout_expected;
    reg [35:0]m_expected;
    reg carryout_expected,carryoutf_expected;
    // instantiation of our RTL design
    DSP dut (clk,rsta,rstb,rstm,rstp,rstc,rstd,rstcarryin,rstopmode,cea,ceb,cem,cep,cec,ced,ceopmode,cecarryin,
    carryin,opmode,a,b,d,c,bcin,pcin,bcout,pcout,p,m,carryout,carryoutf);
    // clock
    initial begin
        clk=0;
        forever begin
            #5; clk=~clk;
        end
    end
    initial begin

```

```

        initial begin
            // test the rst of the input registers
            rsta=1; rstb=1; rstc=1; rstd=1; rstcarryin=1; rstopmode=0; rstp=0; rstm=0; // resets
            a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
            cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables

            bcout_expected=0; p_expected=0; pcout_expected=0; // expected values
            m_expected=0; carryout_expected=0; carryoutf_expected=0;
            @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
            if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m
            || carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
                $display("There is an error");
                $stop;
            end
        end

```

```

end
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// test the rst of the output registers
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=1; rstopmode=0; rstp=1; rstm=1; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
bcout_expected=60; p_expected=0; pcout_expected=0; // expected values
m_expected=0; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m
|| carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
    $display("There is an error");
    $stop;
end

```

```

end
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// test of the clk enables
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
cea=0; ceb=0; cem=0; cep=0; cec=0; ced=0; cecarryin=0; ceopmode=0; // clk enables
bcout_expected=60; p_expected=0; pcout_expected=0; // expected values
m_expected=0; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m
|| carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
    $display("There is an error");
    $stop;
end

```

```

end
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// test of the outputs with different operation modes
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00000000; // inputs
cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
bcout_expected=20; p_expected=0; pcout_expected=0; // expected values
m_expected=200; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m
|| carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
    $display("There is an error");
    $stop;
end

```

```

end
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// test the rst of the output registers
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=1; rstopmode=0; rstp=1; rstm=1; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00111111; // inputs
cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
bcout_expected=60; p_expected=0; pcout_expected=0; // expected values
m_expected=0; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m
|| carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
    $display("There is an error");
    $stop;
end

```

```

////////////////////////////////////
// test the carryin (OPMODE5)
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b00100101; // inputs
cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
bcout_expected=20; p_expected=251; pcout_expected=251; // expected values
m_expected=200; carryout_expected=0; carryoutf_expected=0;
@(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m
|| carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
    $display("There is an error");
    $stop;
end
////////////////////////////////////

```

```

////////////////////////////////////
// test the post adder subtractor and the carry out
rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b10011010; // inputs
cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
bcout_expected=60; p_expected=0; pcout_expected=0; // expected values
m_expected=600; carryout_expected=1; carryoutf_expected=1;
@(negedge clk);
if (carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
    $display("There is an error");
    $stop;
end
@(negedge clk); @(negedge clk); @(negedge clk);
if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m) begin
    $display("There is an error");
    $stop;
end
////////////////////////////////////

```

```

19      end
20      //////////////////////////////////////
21      // test the pre adder subtractor (subtract) and the c port
22      rsta=0; rstb=0; rstc=0; rstd=0; rstcarryin=0; rstopmode=0; rstp=0; rstm=0; // resets
23      a=10; b=20; c=30; d=40; bcin=50; pcin=50; carryin=1; opmode=8'b01011101; // inputs
24      cea=1; ceb=1; cem=1; cep=1; cec=1; ced=1; cecarryin=1; ceopmode=1; // clk enables
25      bcout_expected=20; p_expected=230; pcout_expected=230; // expected values
26      m_expected=200; carryout_expected=0; carryoutf_expected=0;
27      @(negedge clk); @(negedge clk); @(negedge clk); @(negedge clk); // 4 clk cycle
28      if (bcout_expected!=bcout || p_expected!=p || pcout_expected!=pcout || m_expected!=m
29      || carryout_expected!=carryout || carryoutf_expected!=carryoutf) begin
30          $display("There is an error");
31          $stop;
32      end
33      $stop;
34      end
35  endmodule : DSP_tb

```


Do file

```

1  vlib work
2  vlog DSP.v DSP_tb.v
3  vsim -voptargs=+acc work.DSP_tb
4  add wave *
5  run -all
6  #quit -sim

```

Simulation




```
1 ## This file is a general .xdc for the Basys3 rev B board
2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6 ## Clock signal
7 set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
8 create_clock -period 10.000 -name sys_clk_pin -waveform {0.000 5.000} -add [get_ports clk]
9
10
11 ## Configuration options, can be used for all designs
12 set_property CONFIG_VOLTAGE 3.3 [current_design]
13 set_property CFGBVS VCC0 [current_design]
14
15
16 ## SPI configuration mode options for QSPI boot, can be used for all designs
17 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
18 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
19 set_property CONFIG_MODE SPIx4 [current_design]
20
```

```

20
21 create_debug_core u_ila_0 ila
22 set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
23 set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
24 set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
25 set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
26 set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
27 set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
28 set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
29 set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
30 set_property port_width 1 [get_debug_ports u_ila_0/clk]
31 connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
32 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
33 set_property port_width 18 [get_debug_ports u_ila_0/probe0]
34 connect_debug_port u_ila_0/probe0 [get_nets [list {bcout_OBUF[0]} {bcout_OBUF[1]} {bcout_OBUF[2]} {bcout_OBUF[3]} {bcout_OBUF[4]} {bcout_OBUF
35 create_debug_port u_ila_0 probe
36 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
37 set_property port_width 48 [get_debug_ports u_ila_0/probe1]
38 connect_debug_port u_ila_0/probe1 [get_nets [list {c_IBUF[0]} {c_IBUF[1]} {c_IBUF[2]} {c_IBUF[3]} {c_IBUF[4]} {c_IBUF[5]} {c_IBUF[6]} {c_IBUF
39 create_debug_port u_ila_0 probe
40 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
41 set_property port_width 36 [get_debug_ports u_ila_0/probe2]
42 connect_debug_port u_ila_0/probe2 [get_nets [list {m_OBUF[0]} {m_OBUF[1]} {m_OBUF[2]} {m_OBUF[3]} {m_OBUF[4]} {m_OBUF[5]} {m_OBUF[6]} {m_OBUF
43 create_debug_port u_ila_0 probe
44 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
45 set_property port_width 48 [get_debug_ports u_ila_0/probe3]
46 connect_debug_port u_ila_0/probe3 [get_nets [list {pcin_IBUF[0]} {pcin_IBUF[1]} {pcin_IBUF[2]} {pcin_IBUF[3]} {pcin_IBUF[4]} {pcin_IBUF[5]} {
47 create_debug_port u_ila_0 probe
48 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
49 set_property port_width 48 [get_debug_ports u_ila_0/probe4]
50 connect_debug_port u_ila_0/probe4 [get_nets [list {p_OBUF[0]} {p_OBUF[1]} {p_OBUF[2]} {p_OBUF[3]} {p_OBUF[4]} {p_OBUF[5]} {p_OBUF[6]} {p_OBUF
51 create_debug_port u_ila_0 probe
52 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
53 set_property port_width 18 [get_debug_ports u_ila_0/probe5]


```

```


74 connect_debug_port uila/0/probe10 [get_nuts [list cecb_TRUF]]
75
76 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe11]
77 set_property_port_width 1 [get_debug_ports uila/0/probe11]
78 connect_debug_port uila/0/probe11 [get_nuts [list cecb_TRUF]]
79
80 create_debug_port uila/0/probe
81
82 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe12]
83 set_property_port_width 1 [get_debug_ports uila/0/probe12]
84 connect_debug_port uila/0/probe12 [get_nuts [list cecarrry_INB]]
85
86 create_debug_port uila/0/probe
87
88 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe13]
89 set_property_port_width 1 [get_debug_ports uila/0/probe13]
90 connect_debug_port uila/0/probe13 [get_nuts [list cecb_TRUF]]
91
92 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe14]
93 set_property_port_width 1 [get_debug_ports uila/0/probe14]
94 connect_debug_port uila/0/probe14 [get_nuts [list cewb_TRUF]]
95
96 create_debug_port uila/0/probe
97
98 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe15]
99 set_property_port_width 1 [get_debug_ports uila/0/probe15]
100 connect_debug_port uila/0/probe15 [get_nuts [list cecommode_INB]]
101
102 create_debug_port uila/0/probe
103
104 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe16]
105 set_property_port_width 1 [get_debug_ports uila/0/probe16]
106 connect_debug_port uila/0/probe16 [get_nuts [list cepb_TRUF]]
107
108 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe17]
109 set_property_port_width 1 [get_debug_ports uila/0/probe17]
110 connect_debug_port uila/0/probe17 [get_nuts [list cecb_TRUF]]
111
112 create_debug_port uila/0/probe
113
114 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe18]
115 set_property_port_width 1 [get_debug_ports uila/0/probe18]
116 connect_debug_port uila/0/probe18 [get_nuts [list rata_INB]]
117
118 create_debug_port uila/0/probe
119
120 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe19]
121 set_property_port_width 1 [get_debug_ports uila/0/probe19]
122 connect_debug_port uila/0/probe19 [get_nuts [list ratab_INB]]
123
124 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe20]
125 set_property_port_width 1 [get_debug_ports uila/0/probe20]
126 connect_debug_port uila/0/probe20 [get_nuts [list rata_INB]]
127
128 create_debug_port uila/0/probe
129
130 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe21]
131 set_property_port_width 1 [get_debug_ports uila/0/probe21]
132 connect_debug_port uila/0/probe21 [get_nuts [list ratarrry_INB]]
133
134 create_debug_port uila/0/probe
135
136 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe22]
137 set_property_port_width 1 [get_debug_ports uila/0/probe22]
138 connect_debug_port uila/0/probe22 [get_nuts [list rstb_INB]]
139
140 create_debug_port uila/0/probe
141
142 set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports uila/0/probe23]
143 set_property_port_width 1 [get_debug_ports uila/0/probe23]
144 connect_debug_port uila/0/probe23 [get_nuts [list rstb_INB]]

```



Elaboration




Internal block



Messages



Synthesis



Messages

> ⓘ Command: synth_design -rtl -name rtl_1 (5 more like this)

▼ Synthesis (3 critical warnings, 11 status messages)

> ⓘ Command: synth_design -top DSP -part xc7a200tffg1156-3 (10 more like this)

> ⓘ [Synth 8-3352] multi-driven net post_adder0[48] with 1st driver pin 'i_1/i_379/O'[DSP.v:74] (1 more like this)

ⓘ [Synth 8-5559] multi-driven net post_adder0[48] is connected to constant driver, other driver is ignored [DSP.v:74]

▼ Synthesized Design (2 status messages)

▼ General Messages (2 status messages)

> ⓘ Parsing XDC File [Constraints_basys3.xdc] (1 more like this)

Utilization report

Tcl ConsoleMessagesLogReportsDesign RunsUtilization x Debug

Q⌵⌶Hierarchy

HierarchySummary▼ Slice Logic

▼ Slice LUTs (<1%)LUT as Logic (<1%)▼ Slice Registers (<1%)Register as Flip Flop (▼


Name	Slice LUTs (134600)	Slice Registers (269200)	DSPs (740)	Bonded IOB (500)	BUFGCTRL (32)
▼ DSP	346	159	1	327	1
A1 (reg_mux_block)	18	18	0	0	0
B1 (reg_mux_block_0)	2	18	0	0	0
C (reg_mux_block_p...	1	48	0	0	0

utilization_1

Timing

Design Timing Summary			
Setup		Hold	Pulse Width
Worst Negative Slack (WNS): 5.039 ns		Worst Hold Slack (WHS): 0.287 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns		Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0		Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 103		Total Number of Endpoints: 103	Total Number of Endpoints: 161
All user specified timing constraints are met.			

Implementation



Messages

Implementation (234 status messages)

Design Initialization (7 status messages)

Command: link_design -top DSP -part xc7a200tffg1156-3 (6 more like this)

Opt Design (54 status messages)

Command: opt_design (53 more like this)

Place Design (90 status messages)

Command: place_design (89 more like this)

Route Design (83 status messages)

Utilization report

	Slice LUTs (133800)	Slice Registers (267600)	F7 Muxes (66900)	F8 Muxes (33450)	Slice (33450)	LUT as Logic (133800)	LUT as Memory (46200)	LUT Flip Flop Pairs (133800)	Block RAM Tile (365)	DSPs (740)	Bonded IOB (500)	BUFCTRL (32)	...
	2767	4174	97	11	1301	2298	469	1538	8	1	327	2	...
	14	18	0	0	13	14	0	0	0	0	0	0	...
.0)	2	18	0	0	9	2	0	0	0	0	0	0	...
<	1	18	0	0	24	1	0	0	0	0	0	0	>

Timing

Design Timing Summary

Setup

Hold

Pulse Width

Worst Negative Slack (WNS): 3.099 ns

Worst Hold Slack (WHS): 0.058 ns

Worst Pulse Width Slack (WPWS): 3.950 ns

Total Negative Slack (TNS): 0.000 ns

Total Hold Slack (THS): 0.000 ns

Total Pulse Width Negative Slack (TPWS): 0.000 ns

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Number of Failing Endpoints: 0

Total Number of Endpoints: 7964

Total Number of Endpoints: 7948

Total Number of Endpoints: 5075

All user specified timing constraints are met.