FIFO Verification

Using UVM and Assertions

Ahmed Mohamed Abdelatif Supervisor: Eng. Kareem Wassem

Table of Contents

| FIFO | Design | . 3 |
|------|-----------------------|-----|
| 1) | FIFO Overview | . 3 |
| ı | Key Features of FIFO | . 3 |
| - | Typical use cases | . 3 |
| ı | How it works | 4 |
| 2) | Specs | 5 |
| ı | Parameters | 5 |
| ı | ports | . 5 |
| 3) | UVM structure | 6 |
| ı | Description | . 7 |
| 4) | Verification plan | 8 |
| 5) | Bug Report | 9 |
| 6) | The design | 10 |
| 7) | Testbench | 15 |
| 7 | The UVM Environment:1 | 15 |
| ı | FIFO test1 | 15 |
| ı | FIFO Seq item1 | 17 |
| ı | FIFO main sequence1 | 18 |
| ı | FIFO reset sequence1 | 19 |
| ; | Sequencer:2 | 21 |
| ı | FIFO env:2 | 22 |
| ı | FIFO Agent:2 | 23 |
| ı | FIFO Driver:2 | 24 |
| ı | FIFO Monitor:2 | 25 |
| ı | FIFO Scoreboard:2 | 27 |
| ı | FIFO Coverage: | 30 |
| (| Configuration object: | 32 |
| - | The wrapper code: | 33 |
| 8) | Do file | 33 |
| - | The src_file.list: | 34 |
| 9) | Simulation | 34 |
| ı | FIFO_1: | 34 |
| ı | FIFO_2, FIFO_3: | 34 |
| ı | FIFO_4: | 34 |

| FIFO_5: | 35 |
|---------------------|----|
| FIFO_6: | 35 |
| FIFO_7: | 35 |
| FIFO_8: | 35 |
| FIFO_9: | 35 |
| Assertions: | 35 |
| 10) Coverage report | 36 |
| Assertions coverage | 36 |
| Branch coverage | 37 |
| Directive coverage | 40 |
| Statement coverage | 41 |
| Toggle coverage | 45 |
| Covergroup coverage | 46 |

FIFO Design

1) FIFO Overview

A FIFO (First-In, First-Out) is a specialized type of memory or buffer that allows data to be written into and read out in the same order it was entered. This design is frequently used in hardware systems where data must be processed in the order it arrives. It serves as a queue where the first element written is the first one to be read. FIFOs are crucial for managing data flow between two subsystems that operate at different speeds, such as when synchronizing communication between processors or between hardware modules.

Key Features of FIFO

Data Storage and Flow: Data is written into the FIFO through an input port and read out via an output port. The system ensures that data is removed in the order it was added, making it ideal for managing data streams.

Synchronous Operation: This design is synchronous, meaning that it operates with a clock signal (clk). All data transfers (write and read operations) happen on clock edges, ensuring synchronization between different parts of the system.

FIFO Width and Depth:

- FIFO_WIDTH: The width of the data bus, which determines how many bits are written and read at once.
- FIFO_DEPTH: The total number of memory locations available in the FIFO, determining its storage capacity.

Typical use cases

- 1. Data Rate Matching: FIFOs are often used to smooth out differences in data rates between components that operate at different speeds.
- 2. Interfacing Different Systems: It is common in systems where data is transmitted between processors and peripherals, such as in communication devices, networking equipment, or audio/video processing.
- 3. Pipeline Buffers: In pipelined architectures, FIFOs are used to store intermediate results or data while the system continues processing other tasks.

How it works

The FIFO works by utilizing two main operations: write and read. The flow is controlled by a series of signals:

1. Write Operation:

- Data is presented on the data_in input.
- When the wr_en (write enable) signal is asserted and the FIFO is not full, data is written into the next available memory location.
- If the FIFO becomes full, indicated by the full flag, no further write operations are allowed until space is freed.

2. Read Operation:

- Data is read from the FIFO through the data_out port.
- When the rd_en (read enable) signal is asserted and the FIFO is not empty, the oldest data is removed from the FIFO and presented at the output.
- If the FIFO becomes empty, indicated by the empty flag, no more data can be read until more is written.

3. Overflow and Underflow:

- Overflow: When a write is attempted but the FIFO is full, the overflow signal is asserted, and the new data is discarded to avoid corruption.
- Underflow: When a read is attempted but the FIFO is empty, the underflow signal is asserted, and no data is read.

4. Status Signals:

- Full/Empty: Indicate when the FIFO cannot accept more data (full) or when there is no data to read (empty).
- Almost Full/Almost Empty: These intermediate flags (almostfull and almostempty) provide early warnings when the FIFO is about to become full or empty, allowing for better control over data flow.
- Write Acknowledge (wr_ack): Indicates a successful write operation.

In this design, assertions are added to verify correct FIFO behavior and ensure data integrity during write and read operations. The system is robust, handling edge cases like overflow and underflow gracefully.

2) Specs

Parameters


- FIFO_WIDTH: DATA in/out and memory word width (default: 16)
- FIFO_DEPTH: Memory depth (default: 8)

ports

| Port | Direction | Function | | | | | | | | | |
|-------------|-----------|----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--|--|--|--|--|--|--|--|--|
| data_in | | Write Data: The input data bus used when writing the FIFO. | | | | | | | | | |
| wr_en | | Write Enable: If the FIFO is not full, asserting this signal causes data (on data_in) to be written into the FIFO | | | | | | | | | |
| rd_en | Input | Read Enable: If the FIFO is not empty, asserting this signal causes data (on data_out) to be read from the FIFO | | | | | | | | | |
| clk | | Clock signal | | | | | | | | | |
| rst_n | | Active low asynchronous reset | | | | | | | | | |
| data_out | | Read Data: The sequential output data bus used when reading from the FIFO. | | | | | | | | | |
| full | | Full Flag: When asserted, this combinational output signal indicates that the FIFO is full. Write requests are ignored when the FIFO is full, initiating a write when the FIFO is full is not destructive to the contents of the FIFO. | | | | | | | | | |
| almostfull | | Almost Full: When asserted, this combinational output signal indicates that only one more write can be performed before the FIFO is full. | | | | | | | | | |
| empty | | Empty Flag: When asserted, this combinational output signal indicates that the FIFO is empty. Read requests are ignored when the FIFO is empty, initiating a read while empty is not destructive to the FIFO. | | | | | | | | | |
| almostempty | Output | Almost Empty: When asserted, this output combinational signal indicates that only one more read can be performed before the FIFO goes to empty. | | | | | | | | | |
| overflow | | Overflow: This sequential output signal indicates that a write request (wr_en) was rejected because the FIFO is full. Overflowing the FIFO is not destructive to the contents of the FIFO. | | | | | | | | | |
| underflow | | Underflow: This sequential output signal Indicates that the read request (rd_en) was rejected because the FIFO is empty. Under flowing the FIFO is not destructive to the FIFO. | | | | | | | | | |
| wr_ack | | Write Acknowledge: This sequential output signal indicates that a write request (wr_en) has succeeded. | | | | | | | | | |

Note: If a read and write enables were high and the FIFO was empty, only writing will take place and vice versa if the FIFO was full.

3) UVM structure



Description

- First, we assign the "design", and "interface", and bind the "SVA" in the "top" module, the we set the virtual interface and give an access to the "test pkg".
- In the "test" in "build_phase" we get the virtual interface we set from "top", then create an object block and assign the virtual interface in it, after that we set the block, in "run_phase" we raise an objection and run the "reset_sequence" and the "main sequence" after they done we drop the objection.
- In the "environment" first in "build_phase" we create the "agent", "scoreboard", and "coverage collector", and in "connect_phase" we connect "scoreboard", and "coverage collector" (2 ports, each port has a FIFO to save the data from the export) with the created connection named "agt_ap" (1 export) by using "analysis port"
- In the "agent" in "build_phase" we create the "sequencer", "driver", "monitor", and the analysis connection, after that in "connect_phase" we connect the "sequencer" to the "driver" with a normal connection (1 port, 1 export), connect the driver to the interface, and connect the monitor to the interface and to the "agt_ap"
- In the "diver" we take the randomized input variables with some constraints from the "sequence_item" and assign these variables to the interface by the connection we created in the "agent".
- In the "monitor" we take the randomized variables (that the "driver" sent to the interface) from the interface and assign these variables and the outputs given from interface to the "sequence_item" (we made this step because we hadn't have the output), after we assign all variables we sent it to the "agt_ap" that is connected to the "scoreboard", and "coverage collector".
- In "scoreboard" in "run_phase" we compare the output with the expected value calculated from a function named "ref_model" and increment the error count if there is an error and do the same with the correct count.
- In "coverage collector" we created a covergroup to check the functionality of the design.

Notes:

- In "scoreboard" and "coverage collector" we should create an analysis_export node and create an analysis_fifo to save the values from the export.
- In "monitor" we should create an analysis port because it is the one which send every "analysis port" or "single port" should be connected in the topper pkg in the "connect_phase".

4) Verification plan

| Label | Design Requirement Description | Stimulus Generation | Functional Coverage | Functionality Check |
|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------|
| FIFO_1 | when the reset is asserted the ouput and internal counters should be low | Directed at the start of similation then randomized during simulation with constrain to be low most of the time | | immediate assertion and a checker in the scoreboard to check for reset functionality |
| FIFO_2 | when reset is de asserted and write signal is asserted and the FIFO is not full then the value of data_in writed in the write pointer location and the write_ack flag will be high and the counter wil increase | Randomized during simulation with constrains on write signal to be high 70% of time | cover group use cross coverage between write, read and output flags | cocurrent assertion to check the output flags and increasing internal counters |
| FIFO_3 | when reset is de asserted and read signal is asserted and the FIFO is not empty then data_out will take the value in the read pointer location and the counter wil decrease | Randomized during simulation with constrains on the read signal to be high 30% of time | cover group use cross coverage between write, read and output flags | a checker of the data_out value in the scoreboard and cocurrent assertion to check the output flags and decreasing internal counters |
| FIFO_4 | when count is equal to the FIFO depth the full flag will be asserted | | cover group use cross coverage between write, read and output flags | cocurrent assertion to check the output flags and increasing internal |
| FIFO_5 | when count is equal 0 depth the full flag will be asserted | | cover group use cross coverage between write, read and output flags | cocurrent assertion to check the output flags and internal counters |
| FIFO_6 | when count is equal to the FIFO depth-1 the almost full flag will be asserted | | cover group use cross coverage between write, read and output flags | cocurrent assertion to check the output flags and internal counters |
| FIFO_7 | when count is equal to 1 the almost empty flag will be asserted | | cover group use cross coverage between write, read and output flags | cocurrent assertion to check the output flags and internal counters |
| FIFO_8 | when reset is deasserted and write signal is asserted and the FIFO is full then overflow flag will be asserted | | cover group use cross coverage between write, read and output flags | cocurrent assertion to check the output flags and internal counters |
| FIFO_9 | when reset is deasserted and read signal is asserted and the FIFO is empty then underflow flag will be asserted | | cover group use cross coverage between write, read and output flags | cocurrent assertion to check the output flags and internal counters |

5) Bug Report

Detected Bugs:

The almostfull flag is raised when there are 2 empty places not 1.

```
assign FIFO_if.almostfull = (count == FIFO_if.FIFO_DEPTH-2)? 1 : 0;
```

- When resetting the overflow, underflow doesn't reset.
- Underflow signal is supposed to be sequential.

```
assign FIFO_if.underflow = (FIFO_if.empty && FIFO_if.rd_en)? 1 : 0;
```

 The counter handling was missing the possibility that the read and write signal could be high together so we should handle this.

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;
end
else begin
    if (({wr_en, rd_en} == 2'b10) && !full)
        count <= count + 1;
    else if (({wr_en, rd_en} == 2'b01) && !empty)
        count <= count - 1;
end</pre>
```

6) The design

Code without bugs + assertions + interface:

Design

```
module FIFO (data_in, wr_en, rd_en, clk, rst_n, full, empty, almostfull, almostempty,
wr ack, overflow, underflow, data out);
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;
    input [FIFO WIDTH-1:0] data in;
    input clk, rst_n, wr_en, rd_en;
    output reg [FIFO WIDTH-1:0] data out;
    output reg wr_ack, overflow, underflow;
    output full, empty, almostfull, almostempty;
    localparam max_fifo_addr = $clog2(FIFO_DEPTH);
    reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    reg [max_fifo_addr:0] count;
always @(posedge clk or negedge rst n) begin
        if (!rst_n) begin
            wr_ptr <= 0;
            overflow <= 0;</pre>
        end
        else if (wr en && count < FIFO DEPTH) begin
            mem[wr_ptr] <= data_in;</pre>
            wr_ptr <= wr_ptr + 1;</pre>
            wr_ack <= 1;
        end
        else begin
            wr_ack <= 0;
            if (full & wr en)
                 overflow <= 1;</pre>
            else
                overflow <= 0;</pre>
        end
    end
```

```
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        rd ptr <= 0;
        underflow <= 0;</pre>
    end
    else if (rd_en && count != 0) begin
        data_out <= mem[rd_ptr];</pre>
        rd_ptr <= rd_ptr + 1;
    end else begin
        if (empty && rd_en)
            underflow <= 1;</pre>
        else
            underflow <= 0;
    end
end
always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        count <= 0;</pre>
    end
    else begin
        if (({wr_en, rd_en} == 2'b10) && !full)
             count <= count + 1;</pre>
        else if ( ({wr_en, rd_en} == 2'b01) && !empty)
             count <= count - 1;</pre>
        else if (({wr_en, rd_en} == 2'b11) && empty)
             count <= count + 1;</pre>
        else if (({wr_en, rd_en} == 2'b11) && full)
             count <= count - 1;</pre>
    end
end
assign full = (count == FIFO_DEPTH)? 1 : 0;
assign empty = (count == 0)? 1 : 0;
assign almostfull = (count == FIF0_DEPTH-1)? 1 : 0;
assign almostempty = (count == 1)? 1 : 0;
```

Interface

```
interface FIFO_if (input clk);

parameter FIFO_WIDTH = 16;
parameter FIFO_DEPTH = 8;
logic [FIFO_WIDTH-1:0] data_in;
logic rst_n, wr_en, rd_en;
logic [FIFO_WIDTH-1:0] data_out;
logic wr_ack, overflow;
logic full, empty, almostfull, almostempty, underflow;

endinterface : FIFO_if
```

```
// Assertions
       // full flag
       assert property (@(posedge clk) (count == FIFO DEPTH) |-> full );
        cover property (@(posedge clk) (count == FIFO_DEPTH) |-> full );
       // empty flag
        assert property (@(posedge clk) (count == 0) |-> empty );
       cover property (@(posedge clk) (count == 0) |-> empty );
       // almost full flag
       assert property (@(posedge clk) (count == FIFO_DEPTH-1) |-> almostfull );
       cover property (@(posedge clk) (count == FIFO_DEPTH-1) |-> almostfull);
       // almost empty flag
       assert property (@(posedge clk) (count == 1) |-> almostempty );
        cover property (@(posedge clk) (count == 1) |-> almostempty );
        // Over flow flag
 assert property (@(posedge clk) disable iff(!rst_n) (full && wr_en) |=> (overflow));
  cover property (@(posedge clk) disable iff(!rst_n) (full && wr_en) |=> (overflow));
        // Under flow flag
 assert property (@(posedge clk) disable iff(!rst n) (empty && rd en) |=> (underflow));
  cover property (@(posedge clk) disable iff(!rst_n) (empty && rd_en) |=> (underflow));
        // Write acknoledge flag
 assert property (@(posedge clk) disable iff(!rst n) (wr en && !full) |=> (wr ack));
  cover property (@(posedge clk) disable iff(!rst n) (wr en && !full) |=> (wr ack));
        // internal counters
       // Write pointer
    assert property (@(posedge clk) disable iff(!rst_n) (wr_en && !full && wr_ptr!=7)
|=> (wr ptr==$past(wr ptr)+1));
     cover property (@(posedge clk) disable iff(!rst n) (wr en && !full && wr ptr!=7)
|=> (wr ptr==$past(wr ptr)+1));
        // Write pointer if we wrote in the 8 places we will return to the beginning
      assert property (@(posedge clk) disable iff(!rst_n) (wr_en && !full && wr_ptr==7)
|=> (wr ptr==0));
      cover property (@(posedge clk) disable iff(!rst_n) (wr_en && !full && wr_ptr==7)
|=> (wr ptr==0));
        // Read pointer
    assert property (@(posedge clk) disable iff(!rst_n) (rd_en && !empty && rd_ptr!=7)
|=> (rd ptr==$past(rd ptr)+1));
     cover property (@(posedge clk) disable iff(!rst_n) (rd_en && !empty && rd_ptr!=7)
|=> (rd ptr==$past(rd ptr)+1));
       // Read pointer if we read the 8 places we will return to the beginning
     assert property (@(posedge clk) disable iff(!rst_n) (rd_en && !empty && rd_ptr==7)
|=> (rd ptr==0));
     cover property (@(posedge clk) disable iff(!rst_n) (rd_en && !empty && rd_ptr==7)
|=> (rd ptr==0));
```

```
assert property (@(posedge clk) disable iff(!rst_n) (wr_en && !full && !rd_en)
|=> (count==$past(count)+1));
        cover property (@(posedge clk) disable iff(!rst_n) (wr_en && !full && !rd_en)
|=> (count==$past(count)+1));
        assert property (@(posedge clk) disable iff(!rst_n) (rd_en && !empty && !wr_en)
|=> (count==$past(count)-1));
        cover property (@(posedge clk) disable iff(!rst_n) (rd_en && !empty && !wr_en)
|=> (count==$past(count)-1));
        assert property (@(posedge clk) disable iff(!rst_n) (wr_en && empty && rd_en)
|=> (count==$past(count)+1));
        cover property (@(posedge clk) disable iff(!rst_n) (wr_en && empty && rd_en) |=>
(count==$past(count)+1));
        assert property (@(posedge clk) disable iff(!rst_n) (wr_en && full && rd_en) |=>
(count==$past(count)-1));
        cover property (@(posedge clk) disable iff(!rst_n) (wr_en && full && rd_en) |=>
(count==$past(count)-1));
```

7) Testbench

The UVM Environment:

FIFO test

```
package FIFO_test_;
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIFO_env_::*;
import FIFO_config_obj_::*;
import FIFO_main_sequence_::*;
import FIFO_reset_seq_::*;
import FIFO_agent_::*;
import FIFO_seq_item_::*;
    class FIFO test extends uvm_test;
    -- Interface, port, fields
        FIFO_env env;
        FIFO config obj FIFO config obj test;
        FIFO_main_sequence main_seq;
        FIFO_reset_seq rst_seq;
        FIFO_agent agt;
    -- UVM Factory register
        // Provide implementations of virtual methods such as get_type_name and create
        `uvm_component_utils(FIFO_test)
    -- Functions
       // Constructor
        function new(string name = "FIFO_test", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
```

```
function void build phase(uvm phase phase);
            super.build_phase(phase);
            env = FIFO env::type id::create("env",this);
            agt = FIFO agent::type id::create("agt",this);
            FIFO_config_obj_test =
FIFO_config_obj::type_id::create("FIFO_config_obj_test");
            rst_seq = FIFO_reset_seq::type_id::create("rst_seq");
            main_seq = FIFO_main_sequence::type_id::create("main_seq");
            if (!uvm_config_db#(virtual FIF0_if)::get(this, "",
"FIFO_if",FIFO_config_obj_test.FIFO_config_vif )) begin
                `uvm_fatal("build_phase","test can not get the interface")
            end
            uvm config db#(FIFO config obj)::set(this, "*",
"FIFO_vif_CO",FIFO_config_obj_test );
        endfunction
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            phase.raise_objection(this);
            `uvm_info("run_phase","reset asserted",UVM_MEDIUM)
            rst seq.start(agt.seq);
            `uvm_info("run_phase","reset desserted",UVM_MEDIUM)
            `uvm_info("run_phase","rand starrted",UVM_MEDIUM)
            main_seq.start(agt.seq);
            `uvm_info("run_phase","rand ended",UVM_MEDIUM)
            phase.drop_objection(this);
        endtask
    endclass : FIFO_test
endpackage : FIFO_test_
```

FIFO Seq item

```
package FIFO_seq_item_;
import shared_package::*;
import uvm_pkg::*;
`include "uvm_macros.svh"
   class FIFO_seq_item extends uvm_sequence_item;
    -- Interface, port, fields
       parameter FIFO_WIDTH = 16;
       parameter FIFO_DEPTH = 8;
       rand logic [FIFO_WIDTH-1:0] data_in;
       rand logic rst_n, wr_en, rd_en;
       logic [FIFO_WIDTH-1:0] data_out;
       logic wr_ack, overflow;
       logic full, empty, almostfull, almostempty, underflow;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
        `uvm_object_utils(FIFO_seq_item)
    -- Functions
       // Constructor
       function new(string name = "FIFO_seq_item");
            super.new(name);
        endfunction : new
       function string convert2string_sim();
            return $sformatf("rst_n=%b ,data_in=%b ,wr_en=%b ,rd_en=%b ,data_out=%b "
                ,rst_n,data_in,wr_en,rd_en,data_out);
        endfunction
    -- Constrain
        constraint c {
            rst_n dist {1:/95 , 0:/5};
            wr_en dist {1:/WR_EN_ON_DIST , 0:/(100-WR_EN_ON_DIST)};
            rd_en dist {1:/RD_EN_ON_DIST , 0:/(100-RD_EN_ON_DIST)};
    endclass : FIFO_seq_item
```

FIFO main sequence

```
package FIFO_main_sequence_;
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIFO_seq_item_::*;
    class FIFO_main_sequence extends uvm_sequence #(FIFO_seq_item);
    -- Interface, port, fields
        FIFO_seq_item seq_item;
    -- UVM Factory register
        // Provide implementations of virtual methods such as get_type_name and create
        `uvm_object_utils(FIFO_main_sequence)
    -- Functions
       // Constructor
        function new(string name = "FIFO_main_sequence");
            super.new(name);
        endfunction : new
        task body();
            // Write only
            repeat (1000) begin
                seq_item = FIFO_seq_item::type_id::create("seq_item");
                start_item(seq_item);
                seq_item.wr_en = 1;
                seq_item.rd_en= 0;
                seq_item.rst_n = $random();
                seq_item.data_in = $random();
                finish_item(seq_item);
            end
```

```
// Read only
            repeat (1000) begin
                seq_item = FIFO_seq_item::type_id::create("seq_item");
                start_item(seq_item);
                seq_item.wr_en = 0;
                seq_item.rd_en= 1;
                seq_item.rst_n = $random();
                seq_item.data_in = $random();
                finish_item(seq_item);
            end
            // Write - Read
            repeat (1000) begin
                seq_item = FIFO_seq_item::type_id::create("seq_item");
                start item(seq item);
                assert(seq_item.randomize());
                finish_item(seq_item);
            end
        endtask : body
    endclass : FIFO_main_sequence
endpackage : FIFO_main_sequence_
```

FIFO reset sequence

```
-- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
        `uvm_object_utils(FIFO_reset_seq)
    -- Functions
       // Constructor
       function new(string name = "FIFO_reset_seq");
            super.new(name);
       endfunction : new
       task body();
            seq_item = FIFO_seq_item::type_id::create("seq_item");
            start_item(seq_item);
            seq_item.rst_n = 0;
            finish_item(seq_item);
        endtask : body
    endclass : FIFO_reset_seq
endpackage : FIFO_reset_seq_
```

Sequencer:

FIFO env:

```
package FIFO_env_;
import FIFO_driver_::*;
import uvm_pkg::*;
import FIFO_sequencer_::*;
import FIFO_coverage_::*;
import FIFO_score_board_::*;
import FIFO_agent_::*;
`include "uvm_macros.svh"
    class FIFO_env extends uvm_env;
    -- Interface, port, fields
        FIF0_agent agt;
        FIFO_coverage cov;
        FIFO_score_board sb;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
        `uvm component_utils(FIFO_env)
    -- Functions
       // Constructor
        function new(string name = "FIFO_env", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
        // Build phase
        function void build_phase(uvm_phase phase);
            super.build phase(phase);
            cov = FIFO_coverage::type_id::create("cov",this);
            sb = FIFO_score_board::type_id::create("sb",this);
            agt = FIFO_agent::type_id::create("agt",this);
        endfunction
```

```
// Connect phase
function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    agt.agt_ap.connect(cov.cov_ex);
    agt.agt_ap.connect(sb.sb_ex);
    endfunction
    endclass : FIFO_env
endpackage : FIFO_env_
```

FIFO Agent:

```
package FIFO_agent_;
    import FIFO_driver_::*;
    import uvm_pkg::*;
    import FIFO_sequencer_::*;
    import FIFO_monitor_::*;
    import FIFO_config_obj_::*;
    import FIFO_seq_item_::*;
    `include "uvm_macros.svh"
    class FIFO_agent extends uvm_agent;
    -- Interface, port, fields
        FIFO_sequencer seq;
        FIFO_config_obj co;
        FIFO_monitor mon;
        FIFO_driver drv;
        uvm_analysis_port #(FIFO_seq_item) agt_ap;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
        `uvm_component_utils(FIFO_agent)
    -- Functions
```

FIFO Driver:

```
package FIFO driver ;
    import uvm_pkg::*;
    `include "uvm macros.svh"
    import FIFO_config_obj_::*;
    import FIFO_seq_item_::*;
    class FIFO_driver extends uvm_driver #(FIFO_seq_item);
    -- Interface, port, fields
       virtual FIFO if FIFO driver vif;
       FIFO_seq_item seq_item;
       FIFO config obj co;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
        `uvm_component_utils(FIFO_driver)
    -- Functions
       // Constructor
       function new(string name = "FIFO_driver", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
       // Build phase
       function void build_phase(uvm_phase phase);
            super.build phase(phase);
        endfunction
        // Run phase
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                seq_item = FIFO_seq_item::type_id::create("seq_item");
                seq_item_port.get_next_item(seq_item);
                FIFO_driver_vif.rst_n = seq_item.rst_n;
                FIFO_driver_vif.data_in = seq_item.data_in;
                FIFO driver vif.rd en = seg item.rd en;
                FIFO_driver_vif.wr_en = seq_item.wr_en;
                @(negedge FIFO driver vif.clk);
                seq_item_port.item_done();
            end
        endtask
```

FIFO Monitor:

```
package FIFO monitor ;
import uvm_pkg::*;
`include "uvm macros.svh"
import FIFO_seq_item_::*;
    class FIFO monitor extends uvm monitor;
       virtual FIFO if FIFO vif;
       FIFO_seq_item seq_item;
        uvm_analysis_port #(FIFO_seq_item) mon_ap;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get type name and create
        `uvm_component_utils(FIFO_monitor)
    -- Functions
       // Constructor
       function new(string name = "FIFO_monitor", uvm_component parent=null);
            super.new(name, parent);
        endfunction : new
       // Build phase
       function void build phase(uvm phase phase);
            super.build_phase(phase);
            mon_ap = new("mon_ap",this);
        endfunction
        // Run phase
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                seq_item = FIF0_seq_item::type_id::create("seq_item");
                seq_item.rst_n = FIFO_vif.rst_n;
                seq_item.wr_en = FIFO_vif.wr_en;
                seq_item.rd_en = FIFO_vif.rd_en;
                seq_item.data_in = FIFO_vif.data_in;
```

```
seq_item.wr_ack = FIFO_vif.wr_ack;
    seq_item.overflow = FIFO_vif.overflow;
    seq_item.underflow = FIFO_vif.underflow;
    seq_item.almostfull = FIFO_vif.almostfull;
    seq_item.almostempty = FIFO_vif.almostempty;
    seq_item.data_out = FIFO_vif.data_out;
    seq_item.full = FIFO_vif.full;
    seq_item.empty = FIFO_vif.empty;
    @(negedge FIFO_vif.clk);
    mon_ap.write(seq_item);
    `uvm_info("run phase",seq_item.convert2string(),UVM_HIGH)
    end
    endtask

endclass : FIFO_monitor
endpackage : FIFO_monitor_
```

FIFO Scoreboard:

```
package FIFO score board ;
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIFO_seq_item_::*;
import shared_package::*;
    class FIFO_score_board extends uvm_scoreboard;
    -- Interface, port, fields
        FIFO seq item seq item;
       uvm_analysis_export #(FIFO_seq_item) sb_ex;
       uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
       // Outs to compare with
       logic [FIFO WIDTH-1:0] data out ref;
       logic wr_ack_ref, overflow_ref;
       logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
        `uvm_component_utils(FIFO_score_board)
    -- Functions
       // Constructor
       function new(string name = "FIFO_score_board", uvm_component parent=null);
            super.new(name, parent);
       endfunction : new
       // Build phase
       function void build_phase(uvm_phase phase);
        super.build_phase(phase);
        seq_item = FIFO_seq_item::type_id::create("seq_item");
        sb_ex = new("sb_ex",this);
        sb_fifo = new("sb_fifo",this);
        endfunction
        // Connect phase
        function void connect_phase(uvm_phase phase);
```

```
super.connect_phase(phase);
    sb_ex.connect(sb_fifo.analysis_export);
endfunction
// Run phase
task run_phase(uvm_phase phase);
    super.run_phase(phase);
    forever begin
        sb fifo.get(seq_item);
        reference_model(seq_item);
        if (seq_item.data_out!=data_out_ref) begin
            `uvm_error("run_phase", $sformatf("The DUT gives data_out:%s
                while the Golden model gives data_out : %b "
            ,seq item.data out,data out ref));
            error_count++;
        end else begin
            correct_count++;
        end
    end
endtask
function reference_model(FIFO_seq_item seq_item);
    logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    logic [max_fifo_addr:0] count;
    if (!seq_item.rst_n) begin
        wr_ptr = 0;
        rd ptr = 0;
        count = 0;
        underflow_ref = 0;
        overflow_ref = 0;
    end
    else begin
        /* Read operation before write operation to read the right value
        when read and write signals asserted together*/
        if (seq_item.rd_en && count != 0) begin
            data_out_ref = mem[rd_ptr];
            rd_ptr = rd_ptr + 1;
            count = count - 1;
        end else begin
```

```
if (empty_ref && seq_item.rd_en)
                        underflow_ref = 1;
                    else
                        underflow ref = 0;
                end
                if (seq_item.wr_en && !full_ref) begin
                    mem[wr_ptr] = seq_item.data_in;
                    wr_ack_ref = 1;
                    wr_ptr = wr_ptr + 1;
                    count = count + 1;
                end
                else begin
                    wr ack ref = 0;
                    if (full_ref & seq_item.wr_en)
                        overflow_ref = 1;
                    else
                        overflow_ref = 0;
                end
            end
            if (count == FIFO_DEPTH)
                full_ref = 1;
            else
                full_ref = 0;
            if (count == 0)
                empty_ref = 1;
            else
                empty_ref = 0;
            if (count == FIFO_DEPTH-1)
                almostfull_ref = 1;
            else
                almostfull_ref = 0;
            if (count == 1)
                almostempty_ref = 1;
            else
                almostempty_ref = 0;
        endfunction
        endclass : FIFO_score_board
endpackage : FIFO score board
```

FIFO Coverage:

```
package FIFO coverage ;
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIFO_seq_item_::*;
import shared package::*;
    class FIFO_coverage extends uvm_component;
    -- Interface, port, fields
       FIFO seq item seq item;
       uvm_analysis_export #(FIFO_seq_item) cov_ex;
       uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
        `uvm component utils(FIFO coverage)
    -- Functions
       // Cover groups
        covergroup cg;
            cross seq_item.wr_en , seq_item.rd_en , seq_item.wr_ack;
            cross seq_item.wr_en , seq_item.rd_en , seq_item.full;
            cross seq item.wr en , seq item.rd en , seq item.empty;
            cross seq_item.wr_en , seq_item.rd_en , seq_item.almostfull;
            cross seq_item.wr_en , seq_item.rd_en , seq_item.almostempty;
            cross seq item.wr en , seq item.rd en , seq item.overflow;
            cross seq_item.wr_en , seq_item.rd_en , seq_item.underflow;
        endgroup : cg
       // Constructor
        function new(string name = "FIFO_coverage", uvm_component parent=null);
            super.new(name, parent);
            cg = new;
        endfunction : new
       // Build phase
```

```
// Build phase
        function void build_phase(uvm_phase phase);
            super.build_phase(phase);
            seq_item = FIFO_seq_item::type_id::create("seq_item");
            cov_ex = new("cov_ex",this);
            cov_fifo = new("cov_fifo",this);
        endfunction
        // Connect phase
        function void connect_phase(uvm_phase phase);
            super.connect_phase(phase);
            cov_ex.connect(cov_fifo.analysis_export);
        endfunction
        task run_phase(uvm_phase phase);
            super.run_phase(phase);
            forever begin
                cov_fifo.get(seq_item);
                cg.sample();
            end
        endtask
    endclass : FIFO_coverage
endpackage : FIFO_coverage_
```

Configuration object:

```
package FIFO_config_obj_;
    import uvm_pkg::*;
    `include "uvm macros.svh"
    class FIFO_config_obj extends uvm_object;
    -- Interface, port, fields
       virtual FIFO_if FIFO_config_vif;
    -- UVM Factory register
       // Provide implementations of virtual methods such as get_type_name and create
       `uvm_object_utils(FIFO_config_obj)
    -- Functions
       // Constructor
       function new(string name = "FIFO_config_obj");
            super.new(name);
        endfunction : new
    endclass : FIFO_config_obj
endpackage : FIFO_config_obj_
```

The wrapper code:

```
module FIFO_top ();
import uvm_pkg::*;
`include "uvm_macros.svh"
import FIFO_test_::*;
    bit clk;
    initial begin
        clk=0;
        forever begin
            #2 clk=~clk;
        end
    end
    FIF0_if F (clk);
    FIFO dut (F.data_in, F.wr_en, F.rd_en, F.clk, F.rst_n, F.full, F.empty,
F.almostfull,
        F.almostempty, F.wr_ack, F.overflow, F.underflow, F.data_out);
    initial begin
        uvm_config_db#(virtual FIFO_if)::set(null,"uvm_test_top","FIFO_if",F);
        run_test("FIFO_test");
    end
endmodule : FIFO_top
```

8) Do file


```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave /FIFO_top/F/*
coverage save FIFO_top.ucdb -onexit
run -all
```

The src_file.list:


```
shared_package.sv
FIF0_if.sv
FIF0_dut.sv
FIF0_seq_item.sv
FIF0_coverage.sv
FIF0_score_board.sv
FIF0_sequencer.sv
FIF0_main_sequence.sv
FIF0_main_sequence.sv
FIF0_config_obj.sv
FIF0_config_obj.sv
FIF0_driver.sv
FIF0_agent.sv
FIF0_env.sv
FIF0_test.sv
FIF0_test.sv
FIF0_top.sv
```

9) Simulation

FIFO_1:



FIFO_2, FIFO_3:



FIFO_4:




FIFO 5:

| | rd_en | 1'h1 | | | | | | | | | | | | | | | | | $=$ \downarrow |
|----------|----------|----------|--------|-----|----------------|------|-----------|-----|-----------|------|------|-------|------|-----|-----------|-----|--------------------|------|------------------|
| + | data_out | 16'h4d77 | c172 | | 4d77 | | | | <u>(e</u> | 6d5 | 7377 | | | 130 | c / 7b6e | | X | b889 | |
| - | > empty | 1'h1 | | | | | | | | | | | | | | | | | |
| <u>.</u> | count | 4'h0 | 0 | (1 | 0 1 | 2 | | (3 | 4 | (5 | | (6 (0 | (1 | | | (2 | 3 | (4) | 0 |
| △ | Now | 4008 ns | 720 ps | 173 | l I I I Inc | 174/ | l I I I I | 175 | l I I I | 1760 | 1111 | 177 | 1111 | 179 | l I I I I | 170 | 1 1 1 1 1 10 pc | 1800 | 1111 |


FIFO_6:

| | 1'h1 | | | | | ШП | | | | | | | |
|------------|------|---|------|---|------|----|------|------|------|---|----|----------|--|
| wr_en | 1'h1 | | | | | ш | ┵ | | | ╙ | | \vdash | |
| → full | 1'h0 | | | | ┶ | | | | | | | | |
| almostfull | 1'h1 | | | | ┌ | | | | | | | | |
| → count | 4'h7 | 8 | | 7 | (8 | | | | | 0 | (1 | 2 | |
| | | | | | | | | | | | | | |

FIFO_7:




FIFO_8:



FIFO_9:



Assertions:



10) Coverage report

Assertions coverage

| Assertion Coverage: | | | | | • |
|----------------------------|---------------------------------|-----|-------|---------------|---------|
| Assertions | | 15 | 15 | 0 | 100.00% |
| Name - | | | Fail | - | |
| Name | File(Line) | | Failu | re | Pass |
| | | | Count | | Count |
| /FIFO_top/dut/assert | · 14 | | | | |
| / 1 11 0_cop/ dac/ d33c1 t | FIFO dut.sv(122 |) | | 0 | 1 |
| /FIFO top/dut/assert | | • / | | Ŭ | _ |
| / | FIFO_dut.sv(120 |) | | 0 | 1 |
| /FIFO_top/dut/assert | | | | | |
| | FIFO_dut.sv(118 | () | | 0 | 1 |
| /FIFO_top/dut/assert | | | | | |
| | FIFO_dut.sv(116 | 5) | | 0 | 1 |
| /FIFO_top/dut/assert | | | | | 4 |
| /FTFO tous/dust/second | FIFO_dut.sv(113 |) | | 0 | 1 |
| /FIFO_top/dut/assert | 9 FIFO_dut.sv(110 | 1) | | 0 | 1 |
| /FIFO_top/dut/assert | | ') | | V | _ |
| /1110_cop/ dac/ d33c1 t | 3 _FIFO_dut.sv(107 | ') | | 0 | 1 |
| /FIFO_top/dut/assert | | , | | Ŭ | _ |
| _ ===,,, | FIFO_dut.sv(104 | .) | | 0 | 1 |
| /FIFO_top/dut/assert | | | | | |
| | FIFO_dut.sv(100 |) | | 0 | 1 |
| /FIFO_top/dut/assert | | | | | |
| | FIFO_dut.sv(97) | | | 0 | 1 |
| /FIFO_top/dut/assert | | | | • | 4 |
| /FTFO top/dut/account | FIFO_dut.sv(94) | | | 0 | 1 |
| /FIFO_top/dut/assert | ³ FIFO_dut.sv(91) | | | 0 | 1 |
| /FIFO top/dut/assert | | | | U | _ |
| , 1 11 0_cop, aac, asser c | FIFO_dut.sv(88) | | | 0 | 1 |
| /FIFO_top/dut/assert | | | | | |
| | FIFO_dut.sv(85) | | | 0 | 1 |
| /FIFO_top/dut/assert | :0 | | | | |
| | FIFO_dut.sv(82) | | | 0 | 1 |
| | | | | | |
| | | | | | |
| | | | | | |

Branch coverage

| Branch (| Coverage: | | | | | | |
|-------------------------|--------------------------|-------------------|-----------------|--------------------|--------------------|----------|--|
| | oled Coverage | <u>.</u> | Bins | Hits | Misses | Coverage | |
| | | | | | | | |
| Brar | nches | | 25 | 25 | 0 | 100.00% | |
| | | | | | | | |
| ======== | =======Br | anch Details==== | ========== | ======= | | | |
| Branch Covera | ge for instance /FIFC |) top/dut | | | | | |
| | | | | | | | |
| Line | Item | Count | Source | | | | |
| | | | | | | | |
| File FIFO_d | | | | | | | |
| 25 | | IF Branch 3552 | | | | | |
| 25 | 1 | 1576 | | (!rst_n) begin | | | |
| | | | | (| | | |
| 29 | 1 | 950 | els | e if (wr_en && co | unt < FIFO_DEPTH | l) begin | |
| | | | | | | | |
| 34 | 1 | 1026 | els | e begin | | | |
| B b . l . l . l . l . l | | 100 00% | | | | | |
| Branch totals | : 3 hits of 3 branche | 2S = 100.00% | | | | | |
| | | IF Branch | | | | | |
| 36 | | 1026 | Count coming in | to IF | | | |
| 36 | 1 | 229 | | if (full & | wr_en) | | |
| | | | | | | | |
| 38 | 1 | 797 | | else | | | |
| Branch totals | : 2 hits of 2 branche | os = 100 00% | | | | | |
| or arrest cocars | . 2 1123 01 2 01 4110110 | 200100% | | | | | |
| | | IF Branch | | | | | |
| 44 | | 2709 | Count coming in | to IF | | | |
| 44 | 1 | 1104 | if | (!rst_n) begin | | | |
| -40 | 1 | -240 | | o : | | | |
| 48 | 1 | 249 | els | e if (rd_en && co | unt != 0) begin | | |
| 51 | 1 | 1356 | end | else begin | | | |
| | | | | | | | |
| Branch totals | : 3 hits of 3 branche | es = 100.00% | | | | | |
| | | | | | | | |
| | | IF Branch | | | | | |
| 52 52 | 1 | 1356 401 | Count coming in | to IF if (empty 8 | % rd en) | | |
| 32 | 1 | 401 | | Tr (empty & | ru_eir) | | |

```
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch-----
                              2678 Count coming in to IF
                              1104
                                              if (!rst_n) begin
  60
                              1574
                                            else begin
  63
Branch totals: 2 hits of 2 branches = 100.00%
-----IF Branch------
                               1574
  64
                                     Count coming in to IF
                                                     if ( ({wr_en, rd_en} == 2'b10) && !full)
  64
                               836
                               78
                                                     else if ( ({wr_en, rd_en} == 2'b01) && !empty)
  66
                                                     else if (({wr_en, rd_en} == 2'b11) && empty)
                               13
  68
  70
                                                    else if (({wr_en, rd_en} == 2'b11) && full)
                                70
                                     All False Count
Branch totals: 5 hits of 5 branches = 100.00%
 -----IF Branch------
                               1297
  75
                                   Count coming in to IF
                               106
                                      assign full = (count == FIFO_DEPTH)? 1 : 0;
                             assign full = (count == FIFO_DEPTH)? 1 : 0;
  75
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch-----
  76
                              1297 Count coming in to IF
                               308
                                       assign empty = (count == 0)? 1 : 0;
                              989 assign empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch------
                               1297 Count coming in to IF
                               135
                                      assign almostfull = (count == FIFO_DEPTH-1)? 1 : 0;
```

Directive coverage

| Directive Coverage: | | | | | | |
|-----------------------|--------|----------|------|------------------|------|---------|
| Directives | | 15 | | 15 | 0 | 100.00% |
| DIRECTIVE COVERAGE: | | | | | | |
| DIRECTIVE COVERAGE: | | | | | | |
| Name | Design | Design | Lang | File(Line) | Hits | Status |
| | Unit | UnitType | | | | |
| | | | | | | |
| /FIFO_top/dut/cover14 | FIFO | Verilog | SVA | FIFO_dut.sv(123) |) 63 | Covered |
| /FIFO_top/dut/cover13 | FIFO | Verilog | SVA | FIFO_dut.sv(121) | 13 | Covered |
| /FIFO_top/dut/cover12 | FIFO | Verilog | SVA | FIFO_dut.sv(119) | 71 | Covered |
| /FIFO_top/dut/cover11 | FIFO | Verilog | SVA | FIFO_dut.sv(117) | 568 | Covered |
| /FIFO_top/dut/cover10 | FIFO | Verilog | SVA | FIFO_dut.sv(114) |) 15 | Covered |
| /FIFO_top/dut/cover9 | FIFO | Verilog | SVA | FIFO_dut.sv(111) | 216 | Covered |
| /FIFO_top/dut/cover8 | FIFO | Verilog | SVA | FIFO_dut.sv(108) |) 41 | Covered |
| /FIFO_top/dut/cover7 | FIFO | Verilog | SVA | FIFO_dut.sv(105) | 637 | Covered |
| /FIFO_top/dut/cover6 | FIFO | Verilog | SVA | FIFO_dut.sv(101) | 678 | Covered |
| /FIFO_top/dut/cover5 | FIFO | Verilog | SVA | FIFO_dut.sv(98) | 289 | Covered |
| /FIFO_top/dut/cover4 | FIFO | Verilog | SVA | FIFO_dut.sv(95) | 215 | Covered |
| /FIFO_top/dut/cover3 | FIFO | Verilog | SVA | FIFO_dut.sv(92) | 197 | Covered |
| /FIFO_top/dut/cover2 | FIFO | Verilog | SVA | FIFO_dut.sv(89) | 194 | Covered |
| /FIFO_top/dut/cover1 | FIFO | Verilog | SVA | FIFO_dut.sv(86) | 1871 | Covered |
| /FIFO_top/dut/cover0 | FIFO | Verilog | SVA | FIFO_dut.sv(83) | 326 | Covered |

Statement coverage

```
Enabled Coverage
                                      Bins
                                                 Hits
                                                           Misses Coverage
    Statements
                                          26
                                                      26
                                                                   0
                                                                      100.00%
Statement Coverage for instance /FIFO_top/dut --
   Line
              Item
                                    Count
                                             Source
 File FIFO_dut.sv
                                             module FIFO (data_in, wr_en, rd_en, clk, rst_n, full, empty,
almostfull, almostempty, wr_ack, overflow, underflow, data_out);
                                                 parameter FIFO_WIDTH = 16;
   10
                                                 parameter FIFO_DEPTH = 8;
   11
                                                 input [FIFO_WIDTH-1:0] data_in;
   12
                                                 input clk, rst_n, wr_en, rd_en;
   13
                                                 output reg [FIFO_WIDTH-1:0] data_out;
                                                 output reg wr_ack, overflow, underflow;
   14
   15
                                                 output full, empty, almostfull, almostempty;
   16
                                                 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
   17
   18
                                                 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
   19
   20
   21
                                                 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
   22
                                                 reg [max_fifo_addr:0] count;
```

| 26 | 1 | 1576 | wr_ptr <= 0; |
|----|---|---------|---------------------------------------------|
| 27 | 1 | 1576 | overflow <= 0; |
| 28 | | | end |
| 29 | | | else if (wr_en && count < FIFO_DEPTH) begin |
| 30 | 1 | 950 | <pre>mem[wr_ptr] <= data_in;</pre> |
| 31 | 1 | 950 | wr_ptr <= wr_ptr + 1; |
| 32 | 1 | 950 | wr_ack <= 1; |
| 33 | | | end |
| 34 | | | else begin |
| 35 | 1 | 1026 | wr_ack <= 0; |
| 36 | | | if (full & wr_en) |
| 37 | 1 | 229 | overflow <= 1; |
| 38 | | | else |
| 39 | 1 | 797 | overflow <= 0; |
| 40 | | | end |
| 41 | | ei | nd |
| 42 | | | |
| 43 | 1 | 2709 a. | lways @(posedge clk or negedge rst_n) begin |
| 44 | | | if (!rst_n) begin |
| 45 | 1 | 1104 | rd_ptr <= 0; |
| 46 | 1 | 1104 | underflow <= 0; |
| 47 | | | end |
| 48 | | | else if (rd_en && count != 0) begin |
| 49 | 1 | 249 | <pre>data_out <= mem[rd_ptr];</pre> |

| 50 | 1 | 249 | rd_ptr <= rd_ptr + 1; |
|--------------|---|------|----------------------------------------------|
| 51 | | | end else begin |
| 52 | | | if (empty && rd_en) |
| 53 | 1 | 401 | underflow <= 1; |
| 54 | | | else |
| 55 | 1 | 955 | underflow <= 0; |
| 56 | | | end |
| 57 | | | end |
| 58 | | | |
| 59 | 1 | 2678 | always @(posedge clk or negedge rst_n) begin |
| 60 | | | if (!rst_n) begin |
| 61 | 1 | 1104 | count <= 0; |
| 62 | | | end |
| 63 | | | else begin |
| 64 !full) | | | if (({wr_en, rd_en} == 2'b10) && |
| 65 | 1 | 836 | count <= count + 1; |
| 66 | | 330 | else if (({wr_en, rd_en} == 2'b01) && |
| !empty) | | | |
| 67 | 1 | 78 | count <= count - 1; |
| 68 empty) | | | else if (({wr_en, rd_en} == 2'b11) && |
| 69 | 1 | 13 | count <= count + 1; |
| 70 | | | else if (({wr_en, rd_en} == 2'b11) && full) |
| | 1 | 70 | |
| 71 | 1 | 70 | count <= count - 1; |

Toggle coverage

```
Toggle Coverage:
    Enabled Coverage
                                      Bins
                                                 Hits
                                                          Misses Coverage
    Toggles
                                       106
                                                  106
                                                               0
                                                                   100.00%
 -----Toggle Details------
Toggle Coverage for instance /FIFO_top/dut --
                                           1H->0L 0L->1H "Coverage"
                                    Node
                                                               100.00
                               almostempty
                               almostfull
                                                              100.00
                                                               100.00
                               count[3-0]
                                                               100.00
                             data_in[0-15]
                                                               100.00
                            data_out[15-0]
                                                               100.00
                                                               100.00
                                  empty
                                    full
                                                               100.00
                                 overflow
                                                               100.00
                                   rd_en
                                                               100.00
                              rd_ptr[2-0]
                                                               100.00
                                   rst_n
                                                               100.00
                                underflow
                                                               100.00
                                  wr_ack
                                                               100.00
                                  wr_en
                                                               100.00
                              wr_ptr[2-0]
                                                               100.00
Total Node Count
Toggled Node Count =
                        53
Untoggled Node Count =
             = 100.00% (106 of 106 bins)
Toggle Coverage
```

Covergroup coverage

| overgroup Coverage: | | | • / | | |
|--------------------------------------------|---------|---------|------|------|-----------|
| Covergroups | 1 | | 100% | | |
| Coverpoints/Crosses | | | na | | |
| Covergroup Bins | | | | | |
| overgroup | | | Goal | Bins | Status |
| | | | | | |
| <pre>FYPE /FIFO_coverage_/FIFO_cover</pre> | 'age/cg | 97.32% | | | Uncovered |
| covered/total bins: | | 92 | 98 | | |
| missing/total bins: | | 6 | 98 | | |
| % Hit: | | 93.87% | | | |
| Coverpoint #seq_item.wr_en | _0# | 100.00% | 100 | | Covered |
| covered/total bins: | | 2 | 2 | | |
| missing/total bins: | | 0 | 2 | | |
| % Hit: | | 100.00% | 100 | | |
| bin auto[0] | | 1291 | 1 | | Covered |
| bin auto[1] | | 1708 | 1 | | Covered |
| Coverpoint #seq_item.rd_en | _1# | 100.00% | 100 | | Covered |
| <pre>covered/total bins:</pre> | | 2 | 2 | | |
| <pre>missing/total bins:</pre> | | 0 | 2 | | |
| % Hit: | | 100.00% | 100 | | |
| bin auto[0] | | 1712 | 1 | | Covered |
| bin auto[1] | | 1287 | 1 | | Covered |
| Coverpoint #seq_item.underfl | low2# | 100.00% | 100 | | Covered |
| <pre>covered/total bins:</pre> | | 2 | 2 | | |
| missing/total bins: | | 0 | 2 | | |
| % Hit: | | 100.00% | 100 | | |
| bin auto[0] | | 2454 | 1 | | Covered |
| bin auto[1] | | 546 | 1 | | Covered |
| Coverpoint #seq_item.wr_en | _3# | 100.00% | 100 | | Covered |
| covered/total bins: | | 2 | 2 | | |
| missing/total bins: | | 0 | 2 | | |
| % Hit: | | 100.00% | 100 | | |
| bin auto[0] | | 1291 | 1 | | Covered |
| bin auto[1] | | 1708 | 1 | | Covered |
| Coverpoint #seq_item.rd_en | 4# | 100.00% | 100 | | Covered |
| covered/total bins: | | 2 | 2 | | |
| missing/total bins: | | 0 | 2 | | |
| 2/ | | | | | |

| % Hit: | 100.00% | 100 | |
|------------------------------------|----------|-----|---------|
| bin auto[0] | 1712 | 1 | Covered |
| bin auto[1] | 1287 | 1 | Covered |
| Coverpoint #seq_item.overflow5# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 2723 | 1 | Covered |
| bin auto[1] | 277 | 1 | Covered |
| Coverpoint #seq_item.wr_en6# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1291 | 1 | Covered |
| bin auto[1] | 1708 | 1 | Covered |
| Coverpoint #seq_item.rd_en7# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1712 | 1 | Covered |
| bin auto[1] | 1287 | 1 | Covered |
| Coverpoint #seq_item.almostempty8# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 2660 | 1 | Covered |
| bin auto[1] | 340 | 1 | Covered |
| Coverpoint #seq_item.wr_en9# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1291 | 1 | Covered |
| bin auto[1] | 1708 | 1 | Covered |
| Coverpoint #seq_item.rd_en10# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1712 | 1 | Covered |
| bin auto[1] | 1287 | 1 | Covered |
| | 100 000/ | | |

| Coverpoint #seq_item.almostfull11# | 100.00% | 100 | - Covered |
|------------------------------------|----------|-----|-----------|
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 2794 | 1 | - Covered |
| bin auto[1] | 206 | 1 | - Covered |
| Coverpoint #seq_item.wr_en12# | 100.00% | 100 | - Covered |
| <pre>covered/total bins:</pre> | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1291 | 1 | - Covered |
| bin auto[1] | 1708 | 1 | - Covered |
| Coverpoint #seq_item.rd_en13# | 100.00% | 100 | - Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1712 | 1 | - Covered |
| bin auto[1] | 1287 | 1 | - Covered |
| Coverpoint #seq_item.empty14# | 100.00% | 100 | - Covered |
| covered/total bins: | 2 | 2 | |
| <pre>missing/total bins:</pre> | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1429 | 1 | - Covered |
| bin auto[1] | 1571 | 1 | - Covered |
| Coverpoint #seq_item.wr_en15# | 100.00% | 100 | - Covered |
| <pre>covered/total bins:</pre> | 2 | 2 | |
| <pre>missing/total bins:</pre> | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1291 | 1 | - Covered |
| bin auto[1] | 1708 | 1 | - Covered |
| Coverpoint #seq_item.rd_en16# | 100.00% | 100 | - Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1712 | 1 | - Covered |
| bin auto[1] | 1287 | 1 | - Covered |
| Coverpoint #seq_item.full17# | 100.00% | 100 | - Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| 0, 111 | 400 000/ | | |

| Coverpoint #seq_item.wr_en18# | 100.00% | 100 | Covered |
|--------------------------------------------------------------------|---------|-----|---------|
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1291 | 1 | Covered |
| bin auto[1] | 1708 | 1 | Covered |
| Coverpoint #seq_item.rd_en19# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1712 | 1 | Covered |
| bin auto[1] | 1287 | 1 | Covered |
| Coverpoint #seq_item.wr_ack20# | 100.00% | 100 | Covered |
| covered/total bins: | 2 | 2 | |
| missing/total bins: | 0 | 2 | |
| % Hit: | 100.00% | 100 | |
| bin auto[0] | 1540 | 1 | Covered |
| bin auto[1] | 1458 | 1 | Covered |
| Cross #cross0# | 100.00% | 100 | Covered |
| covered/total bins: | 8 | 8 | |
| missing/total bins: | 0 | 8 | |
| % Hit: | 100.00% | 100 | |
| Auto, Default and User Defined Bins: | | | |
| <pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre> | 119 | 1 | Covered |
| <pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre> | 2 | 1 | Covered |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 1334 | 1 | Covered |
| <pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre> | 3 | 1 | Covered |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 77 | 1 | Covered |
| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 1089 | 1 | Covered |
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 177 | 1 | Covered |
| <pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre> | 197 | 1 | Covered |
| Cross #cross1# | 100.00% | 100 | Covered |
| covered/total bins: | 6 | 8 | |
| missing/total bins: | 2 | 8 | |
| % Hit: | 100.00% | 100 | |
| Auto, Default and User Defined Bins: | | | |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 265 | 1 | Covered |
| <pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre> | 71 | 1 | Covered |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 196 | 1 | Covered |
| | 1001 | | |

| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 1091 | 1 | | Covered |
|--------------------------------------------------------------------|---------|-----|---|---------|
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 1247 | 1 | | Covered |
| <pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre> | 129 | 1 | | Covered |
| bin <*,auto[1],auto[1]> | 0 | 1 | 2 | ZERO |
| Cross #cross2# | 100.00% | 100 | | Covered |
| covered/total bins: | 8 | 8 | | |
| missing/total bins: | 0 | 8 | | |
| % Hit: | 100.00% | 100 | | |
| Auto, Default and User Defined Bins: | | | | |
| <pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre> | 12 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre> | 1021 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 518 | 1 | | Covered |
| bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]> | 19 | 1 | | Covered |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 184 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 70 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 994 | 1 | | Covered |
| <pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre> | 181 | 1 | | Covered |
| Cross #cross3# | 100.00% | 100 | | Covered |
| covered/total bins: | 8 | 8 | | |
| missing/total bins: | 0 | 8 | | |
| % Hit: | 100.00% | 100 | | |
| Auto, Default and User Defined Bins: | | | | |
| bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]> | 96 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre> | 26 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 39 | 1 | | Covered |
| <pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre> | 45 | 1 | | Covered |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 100 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 1065 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 1473 | 1 | | Covered |
| <pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre> | 155 | 1 | _ | Covered |
| Cross #cross4# | 100.00% | 100 | _ | Covered |
| covered/total bins: | 8 | 8 | _ | covered |
| missing/total bins: | 0 | 8 | | |
| % Hit: | 100.00% | 100 | | |
| ۸ مید. Auto, Default and User Defined Bins: | 100.00% | 100 | - | |
| | 24 | 1 | | Covered |
| bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]> | 24 | 1 | - | Covered |
| bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]> | 5 | 1 | - | Covered |
| bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]> | 294 | 1 | | Covered |
| bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]> | 17 | 1 | | Covered |
| bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]> | 172 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 1086 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 1218 | 1 | | Covered |
| <pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre> | 183 | 1 | | Covered |
| Cross #cross5# | 100% | 100 | - | Covered |

| covered/total bins: | 6 | 8 | | |
|--------------------------------------------------------------------|------|-----|---|---------|
| missing/total bins: | 2 | 8 | | |
| % Hit: | 100% | 100 | | Covered |
| Auto, Default and User Defined Bins: | | | | |
| <pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre> | 82 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre> | 195 | 1 | | Covered |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 114 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 1091 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 1317 | 1 | | Covered |
| <pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre> | 200 | 1 | | Covered |
| <pre>bin <auto[0],*,auto[1]></auto[0],*,auto[1]></pre> | 0 | 1 | 2 | |
| Cross #cross6# | 100% | 100 | | |
| covered/total bins: | 6 | 8 | | |
| missing/total bins: | 2 | 8 | | |
| % Hit: | 100% | 100 | | |
| Auto, Default and User Defined Bins: | | | | |
| <pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre> | 17 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre> | 529 | 1 | | Covered |
| <pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre> | 179 | 1 | | Covered |
| <pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre> | 562 | 1 | | Covered |
| <pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre> | 1512 | 1 | | Covered |
| <pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre> | 200 | 1 | | Covered |