Verification of Synchronized FIFO using SV and Assertions

Ahmed Mohamed Abdellatif

Contents

1)	Verification plan	3
2)	Bugs detected	4
3)	Design after solving bugs	5
4)	Top module	6
5)	Interface	6
6)	Testbench	7
7)	Coverage	7
8)	Scoreboard	8
9)	Assertions	9
10) Do file	. 10
11)	Waveform	. 10
ı	FIFO_1:	. 10
ı	FIFO_2, FIFO_3:	. 10
ı	FIFO_4:	. 10
ı	FIFO_5:	. 10
ı	FIFO_6:	. 10
ı	FIFO_7:	. 10
ı	FIFO_8:	. 11
ı	FIFO_9:	. 11
12) Coverage report	. 12
1	Assertion coverage	. 12
ı	Directive coverage	. 13
ı	Branch coverage	. 14
;	Statement coverage	. 16
-	Toggle coverage	. 19
	Covergroup coverage	. 20

1) Verification plan

Label	Design Requirement Description	Stimulus Generation	Functional Coverage	Functionality Check
FIFO_1	when the reset is asserted the ouput and internal counters should be low	Directed at the start of similation then randomized during simulation with constrain to be low most of the time		immediate assertion and a checker in the scoreboard to check for reset functionality
FIFO_2	when reset is de asserted and write signal is asserted and the FIFO is not full then the value of data_in writed in the write pointer location and the write_ack flag will be high and the counter wil increase	Randomized during simulation with constrains on write signal to be high 70% of time	cover group use cross coverage between write, read and output flags	cocurrent assertion to check the output flags and increasing internal counters
FIFO_3	when reset is de asserted and read signal is asserted and the FIFO is not empty then data_out will take the value in the read pointer location and the counter wil decrease	Randomized during simulation with constrains on the read signal to be high 30% of time	cover group use cross coverage between write, read and output flags	a checker of the data_out value in the scoreboard and cocurrent assertion to check the output flags and decreasing internal counters
FIFO_4	when count is equal to the FIFO depth the full flag will be asserted		cover group use cross coverage between write, read and output flags	cocurrent assertion to check the output flags and increasing internal
FIFO_5	when count is equal 0 depth the full flag will be asserted		cover group use cross coverage between write, read and output flags	cocurrent assertion to check the output flags and internal counters
FIFO_6	when count is equal to the FIFO depth-1 the almost full flag will be asserted		cover group use cross coverage between write, read and output flags	cocurrent assertion to check the output flags and internal counters
FIFO_7	when count is equal to 1 the almost empty flag will be asserted		cover group use cross coverage between write, read and output flags	cocurrent assertion to check the output flags and internal counters
FIFO_8	when reset is deasserted and write signal is asserted and the FIFO is full then overflow flag will be asserted		cover group use cross coverage between write, read and output flags	cocurrent assertion to check the output flags and internal counters
FIFO_9	when reset is deasserted and read signal is asserted and the FIFO is empty then underflow flag will be asserted		cover group use cross coverage between write, read and output flags	cocurrent assertion to check the output flags and internal counters

2) Bugs detected

- In the continuous assignment of the almost full signal the condition was (count == F.FIFO_DEPTH-2) and it should be (count == F.FIFO_DEPTH-1).

```
assign F.almostfull = (count == F.FIFO_DEPTH-1)? 1 : 0;
```

- The counter handling was missing the possibility that the read and write signal could be high together so we should handle this.

```
always @(posedge F.clk or negedge F.rst_n) begin
    if (!F.rst_n) begin
        count <= 0;
end
else begin
    if (({F.wr_en, F.rd_en} == 2'b10) && !F.full)
        count <= count + 1;
else if (({F.wr_en, F.rd_en} == 2'b01) && !F.empty)
        count <= count - 1;
else if (({F.wr_en, F.rd_en} == 2'b11) && F.empty)
        count <= count + 1;
else if (({F.wr_en, F.rd_en} == 2'b11) && F.full)
        count <= count - 1;
end
end</pre>
```

3) Design after solving bugs

```
module FIFO dut (FIFO if.DUT F);
    localparam max fifo addr = $clog2(F.FIFO DEPTH);
    reg [F.FIFO_WIDTH-1:0] mem [F.FIFO_DEPTH-1:0];
    reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    reg [max_fifo_addr:0] count;
    always @(posedge F.clk or negedge F.rst_n) begin
        if (!F.rst_n) begin
            wr_ptr <= 0;
            F.overflow <= 0;
        end
        else if (F.wr_en && count < F.FIFO_DEPTH) begin
            mem[wr_ptr] <= F.data_in;</pre>
            wr_ptr <= wr_ptr + 1;</pre>
            F.wr_ack <= 1;
        end
        else begin
            F.wr_ack <= 0;
            if (F.full & F.wr_en)
                F.overflow <= 1;
                F.overflow <= 0;
        end
    end
```

```
always @(posedge F.clk or negedge F.rst_n) begin
    if (!F.rst_n) begin
        rd_ptr <= 0;
         F.underflow <= 0;
    else if (F.rd_en && count != 0) begin
         F.data_out <= mem[rd_ptr];</pre>
         rd_ptr <= rd_ptr + 1;
         if (F.empty && F.rd_en)
             F.underflow <= 1;
              F.underflow <= 0;
always @(posedge F.clk or negedge F.rst_n) begin
    if (!F.rst_n) begin
         count <= 0:
    else begin
        if (({F.wr_en, F.rd_en} == 2'b10) && !F.full)
             count <= count + 1;
         else if ( ({F.wr_en, F.rd_en} == 2'b01) && !F.empty)
         else if (({F.wr_en, F.rd_en} == 2'b11) && F.empty)
    count <= count + 1;
else if (({F.wr_en, F.rd_en} == 2'b11) && F.full)</pre>
              count <= count - 1;</pre>
    end
```

4) Top module

```
module FIFO_top ();
  bit clk;
  initial begin
     clk=0;
     forever begin
        #2 clk=~clk;
     end
  end

FIFO_if F (clk);
  FIFO_test test (F);
  FIFO_dut dut (F);
  FIFO_monitor mon (F);
```

5) Interface

6) Testbench

```
module FIFO_test (FIFO_if.TEST F);
    import shared_package::*;
    import FIFO_transaction_::*;
    FIFO_transaction t = new ;
    initial begin
        F.rst_n = 0;
        F.rst_n = 1;
        repeat (1000) begin
            @(negedge F.clk);
            assert(t.randomize());
            F.data_in = t.data_in ;
            F.rst_n = t.rst_n ;
            F.wr_en = t.wr_en ;
            F.rd_en = t.rd_en;
            t.data_out = F.data_out ;
            t.wr_ack = F.wr_ack;
            t.underflow = F.underflow ;
t.overflow = F.overflow ;
            t.full = F.full;
            t.empty = F.empty ;
            t.almostfull = F.almostfull ;
            t.almostempty = F.almostempty;
        test_finished = 1;
endmodule : FIFO_test
```

7) Coverage

```
package FIFO_coverage_;
    import FIFO_transaction_::*;
    FIFO_transaction F_cvg_txn;
    class FIFO_coverage;
        covergroup cg;
            cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.wr_ack;
            cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.full;
            cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.empty;
            cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.almostfull;
            \verb|cross F_cvg_txn.wr_en||, F_cvg_txn.rd_en||, F_cvg_txn.almostempty||;
            cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.overflow;
            cross F_cvg_txn.wr_en , F_cvg_txn.rd_en , F_cvg_txn.underflow;
        endgroup : cg
        function void sample_data(FIFO_transaction F_txn);
            F_cvg_txn = F_txn;
            cg.sample();
        endfunction
        function new();
           cg = new ;
        endfunction
    endclass : FIFO_coverage
endpackage : FIFO_coverage_
```

8) Scoreboard

```
package FIFO_scoreboard_;
  import FIFO_transaction_::*;
  import shared_package::*;
       parameter FIFO_WIDTH = 16;
       parameter FIFO_DEPTH = 8;
       localparam max_fifo_addr = $clog2(FIFO_DEPTH);
       logic [FIFO_WIDTH-1:0] data_out_ref;
       Logic wr_ack_ref, overflow_ref;
       logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref;
      class FIFO_scoreboard;
    Logic [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
    Logic [max_fifo_addr-1:0] wr_ptr, rd_ptr;
    Logic [max_fifo_addr:0] count;
             function check_data(FIFO_transaction F_sb_txn);
   if (F_sb_txn.data_out!=data_out_ref || F_sb_txn.wr_ack!=wr_ack_ref
   || F_sb_txn.overflow!=overflow_ref || F_sb_txn.full!=full_ref
                         F_sb_txn.empty!=empty_ref || F_sb_txn.almostfull!=almostfull_ref F_sb_txn.almostempty!=almostempty_ref || F_sb_txn.underflow!=underflow_ref) begin $display("Error where data_out_ref=%d,wr_ack_ref=%d,overflow_ref=%d,full_ref=%d,
                                   empty_ref=%d,almostfull_ref=%d,almostempty_ref=%d,underflow_ref=%d
and
                                   data_out=%d,wr_ack=%d,overflow=%d,full=%d,empty=%d,almostfull=%d,almostempty=%d,underflow=%d",
                                  data_out_ref,wr_ack_ad,over=flow_ref,
full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref,
F_sb_txn.data_out,F_sb_txn.wr_ack,F_sb_txn.overflow,F_sb_txn.full,
F_sb_txn.empty,F_sb_txn.almostfull,F_sb_txn.almostempty,F_sb_txn.underflow);
                           error_count++;
                     end else begin
                           correct_count++;
                     reference_model(F_sb_txn);
```

```
function reference_model(FIFO_transaction F_sb_txn);
         if (!F_sb_txn.rst_n) begin
              wr_ptr = 0;
rd_ptr = 0;
              count = 0:
              underflow_ref = 0;
              overflow_ref = 0;
         end
         else begin
              /st Read operatio before write operation to read the right value
              when read and write signals asserted together*/
              if (F_sb_txn.rd_en && count != 0) begin
  data_out_ref = mem[rd_ptr];
  rd_ptr = rd_ptr + 1;
  count = count - 1;
                   if (empty_ref && F_sb_txn.rd_en)
    underflow_ref = 1;
                        underflow_ref = 0;
              if (F_sb_txn.wr_en && !full_ref) begin
                   `mem[wr_ptr] = F_sb_txn.data_in;
                   wr_ack_ref = 1;
                   wr_ptr = wr_ptr + 1;
count = count + 1;
                   wr_ack_ref = 0;
if (full_ref & F_sb_txn.wr_en)
                        overflow_ref = 1;
                   else
                        overflow_ref = 0;
```

```
if (count == FIFO_DEPTH)
    full_ref = 1;
    else
    full_ref = 0;

if (count == 0)
    empty_ref = 1;
    else
    empty_ref = 0;

if (count == FIFO_DEPTH-1)
    almostfull_ref = 1;
    else
        almostfull_ref = 0;

if (count == 1)
        almostempty_ref = 1;
    else
        almostempty_ref = 0;
    endfunction
endclass : FIFO_scoreboard
endpackage : FIFO_scoreboard_
```

9) Assertions

```
// full flag
assert property (@(posedge F.clk) (count == F.FIFO_DEPTH) |-> F.full );
cover property (@(posedge F.clk) (count == F.FIFO_DEPTH) |-> F.full );
// empty flag
assert property (@(posedge F.clk) (count == 0) |-> F.empty );
cover property (@(posedge F.clk) (count == 0) |-> F.empty );
// almost full flag
assert property (@(posedge F.clk) (count == F.FIFO_DEPTH-1) |-> F.almostfull );
cover property (@(posedge F.clk) (count == F.FIFO_DEPTH-1) |-> F.almostfull);
// almost empty flag
assert property (@(posedge F.clk) (count == 1) |-> F.almostempty );
cover property (@(posedge F.clk) (count == 1) |-> F.almostempty );
// Over flow flag
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.full && F.wr_en) |=> (F.overflow));
cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.full && F.wr_en) |=> (F.overflow));
// Under flow flag
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.empty && F.rd_en) |=> (F.underflow));
cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.empty && F.rd_en) |=> (F.underflow));
// Write acknoledge flag
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.full) |=> (F.wr_ack));
cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.full) |=> (F.wr_ack));
```

```
// internal counters

// Write pointer
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.full && wr_ptr!=7) |=> (wr_ptr==$past(wr_ptr)+1));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.full && wr_ptr!=7) |=> (wr_ptr==$past(wr_ptr)+1));

// Write pointer if we wrote in the 8 places we will return to the beginning
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.full && wr_ptr==7) |=> (wr_ptr==0));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.full && wr_ptr==7) |=> (wr_ptr==0));

// Read pointer
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.rd_en && !F.empty && rd_ptr!=7) |=> (rd_ptr==$past(rd_ptr)+1));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.rd_en && !F.empty && rd_ptr!=7) |=> (rd_ptr==$past(rd_ptr)+1));

// Read pointer if we read the 8 places we will return to the beginning
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.rd_en && !F.empty && rd_ptr==7) |=> (rd_ptr==0));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.rd_en && !F.empty && rd_ptr==7) |=> (rd_ptr==0));

// counter
assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.rd_en && !F.full && !F.rd_en) |=> (count==$past(count)+1));

assert property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.empty && !F.wr_en) |=> (count==$past(count)-1));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.empty && !F.wr_en) |=> (count==$past(count)-1));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && !F.empty && F.rd_en) |=> (count==$past(count)-1));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && F.empty && F.rd_en) |=> (count==$past(count)-1));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && F.empty && F.rd_en) |=> (count==$past(count)-1));

cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && F.full && F.rd_en) |=> (count==$past(count)-1));


cover property (@(posedge F.clk) disable iff(!F.rst_n) (F.wr_en && F.f
```

10) Do file


vlib work
vlog FIFO_if.sv shared_package.sv FIFO_transaction.sv FIFO_scoreboard.sv FIFO_coverage.sv FIFO_test.sv FIFO_dut.sv FIFO_monitor.sv
FIFO_top.sv +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover -sv_seed random -l sim.log
add wave -position insertpoint sim:/FIFO_top/dut/F/*
coverage save FIFO_top.ucdb -onexit
run -all

11) Waveform

FIFO 1:




FIFO_2, FIFO_3:




FIFO 4:




FIFO_5:



FIFO_6:



FIFO_7:



FIFO_8:

4	c lk	1'h1																	
4	wr_en	1h1																\Box	
4	▶ full	1'h1																	
4	→ overflow	1'h1																	
	count	4'h8	7			(8			0	(1	(2		(1	2	(0	(1		(2	
A1 -	No.	4000 ===	1111	1111	1111	1111	111	 1111	11111	1111	1111	1111	1111	1.1.1.1	1111	1111	1111		

FIFO_9:

	1'h1												$\perp \Gamma$				
→ rd_en	1'h1						╚	\Box		\Box		+		$\Box \Box$	abla		
empty	1'h0																
underflow	1'h1												Ϯ┖				
→ count	4'h1	8		0	1)(2	2	(1	(2	(0	(1		(2			(1	

12) Coverage report

Assertion coverage

sertion Coverage: Assertions	1	5 15	0	100.00%
ime	File(Line)		Failure Count	Pass Count
IFO_top/dut/assert	14			
	FIFO_dut.sv(108)		0	1
<pre>IFO_top/dut/assert</pre>				
750 . (1 . (FIFO_dut.sv(106)		0	1
IFO_top/dut/assert			0	1
: IFO_top/dut/assert	FIFO_dut.sv(104)		0	1
<u> </u>	 FIFO_dut.sv(102)		0	1
: IFO_top/dut/assert				_
	FIFO_dut.sv(99)		0	1
<pre>IFO_top/dut/assert</pre>				
	FIFO_dut.sv(96)		0	1
IFO_top/dut/assert			0	1
: IFO_top/dut/assert	FIFO_dut.sv(93)		0	1
TIO_COP/ duc/ asser c	/ FIFO_dut.sv(90)		0	1
: IFO_top/dut/assert			Ŭ	
_ '' '	FIFO_dut.sv(86)		0	1
<pre>IFO_top/dut/assert</pre>	5			
	FIFO_dut.sv(83)		0	1
IFO_top/dut/assert				
TFO top/dut/account	FIFO_dut.sv(80)		0	1
IFO_top/dut/assert	3 FIFO_dut.sv(77)		0	1
IFO top/dut/assert				
	 FIFO_dut.sv(74)		0	1
<pre>IFO_top/dut/assert</pre>				
	FIFO_dut.sv(71)		0	1
<pre>IFO_top/dut/assert</pre>				
	FIFO_dut.sv(68)		0	1

Directive coverage

```
Directive Coverage:
    Directives
                                         15
                                                    15
                                                                 0
                                                                     100.00%
DIRECTIVE COVERAGE:
Name
                                       Design Design
                                                      Lang File(Line)
                                                                          Hits Status
                                       Unit
                                             UnitType
/FIFO top/dut/cover 14
                                       FIFO dut Verilog SVA FIFO dut.sv(109) 46 Covered
/FIFO top/dut/cover 13
                                       FIFO dut Verilog SVA FIFO dut.sv(107) 16 Covered
/FIFO_top/dut/cover__12
                                       FIFO dut Verilog SVA FIFO dut.sv(105) 75 Covered
/FIFO top/dut/cover 11
                                       FIFO dut Verilog SVA FIFO dut.sv(103) 338 Covered
/FIFO top/dut/cover 10
                                       FIFO dut Verilog SVA FIFO dut.sv(100) 15 Covered
                                       FIFO_dut Verilog SVA FIFO_dut.sv(97) 219 Covered
/FIFO top/dut/cover 9
/FIFO top/dut/cover 8
                                       FIFO dut Verilog SVA FIFO dut.sv(94) 42 Covered
/FIFO top/dut/cover 7
                                       FIFO dut Verilog SVA FIFO dut.sv(91) 425 Covered
/FIFO_top/dut/cover_6
                                       FIFO dut Verilog SVA FIFO dut.sv(87) 467 Covered
                                       FIFO dut Verilog SVA FIFO dut.sv(84) 27 Covered
/FIFO top/dut/cover 5
                                       FIFO_dut Verilog SVA FIFO_dut.sv(81) 154 Covered
/FIFO top/dut/cover 4
                                       FIFO dut Verilog SVA FIFO dut.sv(78) 89 Covered
/FIFO top/dut/cover 3
                                       FIFO_dut Verilog SVA FIFO_dut.sv(75) 185 Covered
/FIFO_top/dut/cover__2
                                       FIFO dut Verilog SVA FIFO dut.sv(72) 144 Covered
/FIFO top/dut/cover 1
/FIFO_top/dut/cover__0
                                       FIFO dut Verilog SVA FIFO dut.sv(69)
                                                                             236 Covered
```

Branch coverage

	Coverage:	~ 0	Dinc	11:40	Miccoc	Covenage	
Ellal	oled Covera	ge	Bins	Hits	MIZZEZ	Coverage	
Brai	nches		25	25	0	100.00%	
========	.=======	=Branch Details=====					
Branch Covera	ge for instance /F	IFO_top/dut					
Line	Item	Count	Source				
File FIFO_c		TF Businel					
11		IF Branch 1040	Count coming in				
11	1	1040		to IF (!F.rst_n) begin			
	1			se_n/_begin			
15	1	475	else	e if (F.wr_en &&	count < F.FIFO_C	DEPTH) begin	
20	1	487	else	e begin			
Branch totals	: 3 hits of 3 bran	ches = 100.00%					
		IF Branch					
22		487	Count coming in	to IF			
22	1	186		if (F.full	& F.wr_en)		
24	1	301		else			
Branch totals	s: 2 hits of 2 bran	ches = 100.00%					
		IF Branch					
30		1040	Count coming in	to IF			
30	1	78	if ((!F.rst_n) begin			
34	1	267	else	e if (F.rd_en &&	count != 0) begi	.n	
37	1	695	end	else begin			
Branch totals	:: 3 hits of 3 bran	ches = 100.00%					
		IF Branch					
		- Januar					

```
-----IF Branch-----
   50
                                  846
                                        Count coming in to IF
                                                                ( ({F.wr_en, F.rd_en} == 2'b10) && !F.full)
   50
                                  334
                                                         else if ( ({F.wr_en, F.rd_en} == 2'b01) && !F.empty)
                                                         else if (({F.wr_en, F.rd_en} == 2'b11) && F.empty)
   54
                                  16
   56
                                  63
                                                        else if (({F.wr_en, F.rd_en} == 2'b11) && F.full)
                                  354
                                        All False Count
Branch totals: 5 hits of 5 branches = 100.00%
  -----IF Branch-----
  61
                                  530
                                      Count coming in to IF
                                          assign F.full = (count == F.FIFO_DEPTH)? 1 : 0;
  61
                                  98
   61
                                        assign F.full = (count == F.FIFO_DEPTH)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch-----
  62
                                       Count coming in to IF
                                          assign F.empty = (count == 0)? 1 : 0;
  62
                                  40
                                  490
                                      assign F.empty = (count == 0)? 1 : 0;
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch------
                                  530
                                      Count coming in to IF
                                         assign F.almostfull = (count == F.FIFO DEPTH-1)? 1 : 0;
  63
                                  127
                                 403
                                         assign F.almostfull = (count == F.FIFO_DEPTH-1)? 1 : 0;
  63
Branch totals: 2 hits of 2 branches = 100.00%
 -----IF Branch-----
                                  530 Count coming in to IF
                                  46
                                          assign F.almostempty = (count == 1)? 1 : 0;
                                 assign F.almostempty = (count == 1)? 1 : 0;
  64
Branch totals: 2 hits of 2 branches = 100.00%
```

Statement coverage

```
Statement Coverage:
     Enabled Coverage
                                          Bins
                                                      Hits
                                                                Misses Coverage
     Statements
                                             26
                                                         26
                                                                     0 100.00%
 Statement Coverage for instance /FIFO_top/dut --
                                  Count
                                         Source
 File FIFO_dut.sv
                                          module FIFO_dut (FIFO_if.DUT F);
                                            localparam max_fifo_addr = $clog2(F.FIFO_DEPTH);
                                            reg [F.FIFO_WIDTH-1:0] mem [F.FIFO_DEPTH-1:0];
                                            reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
                                            reg [max_fifo_addr:0] count;
                                  1040
                                            always @(posedge F.clk or negedge F.rst_n) begin
   11
                                                    if (!F.rst_n) begin
   12
                                    78
                                                          wr_ptr <= 0;
                                    78
                                                           F.overflow <= 0;
                                                    end
   15
                                                    else if (F.wr_en && count < F.FIFO_DEPTH) begin</pre>
```

16	1	475	<pre>mem[wr_ptr] <= F.data_in;</pre>
17	1	475	wr_ptr <= wr_ptr + 1;
18	1	475	F.wr_ack <= 1;
19			end
20			else begin
21	1	487	F.wr_ack <= 0;
22			if (F.full & F.wr_en)
23	1	186	F.overflow <= 1;
24			else
25	1	301	F.overflow <= 0;
26			end
27		e	nd
28			
29	1	1040 a	lways @(posedge F.clk or negedge F.rst_n) begin
30			if (!F.rst_n) begin
31	1	78	rd_ptr <= 0;
32	1	78	F.underflow <= 0;
33			end
34			else if (F.rd_en && count != 0) begin
35	1	267	<pre>F.data_out <= mem[rd_ptr];</pre>
36	1	267	rd_ptr <= rd_ptr + 1;
37			end else begin
38			if (F.empty && F.rd_en)
39	1	19	F.underflow <= 1;
40			else

```
always @(posedge F.clk or negedge F.rst_n) begin
                                                              if (!F.rst_n) begin
46
                                                                     count <= 0;
48
                                                              end
49
                                                              else begin
50
                                                                                 ( ({F.wr_en, F.rd_en} == 2'b10) && !F.full)
                                         334
                                                                                 count <= count + 1;</pre>
52
                                                                       else if ( ({F.wr_en, F.rd_en} == 2'b01) && !F.empty)
                                                                                 count <= count - 1;</pre>
54
                                                                       else if (({F.wr_en, F.rd_en} == 2'b11) && F.empty)
                                          16
                                                                                 count <= count + 1;</pre>
                                                                       else if (({F.wr_en, F.rd_en} == 2'b11) && F.full)
                                          63
                                                                                count <= count - 1;</pre>
58
                                                              end
                                                    end
59
                                                    assign F.full = (count == F.FIFO_DEPTH)? 1 : 0;
61
                                         531
                                         531
                                                    assign F.empty = (count == 0)? 1 : 0;
                                                    assign F.almostfull = (count == F.FIFO_DEPTH-1)? 1 : 0;
                                                    assign F.almostempty = (count == 1)? 1 : 0;
```

Toggle coverage

Toggle Coverage:											
Enabled Coverage	Rinc	Hitc	Misses	Coverage							
Toggles		86		100.00%							
- 66											
=======================================	==Toggle Details	5======		=======							
Toggle Coverage for instance /	FIFO_top/F										
				0L->1H							
	 almoste			1							
		tfull		1							
			1	1							
	data_in[1				100.00						
	data_out[1	L5-0]	1	1	100.00						
	E	empty	1	1	100.00						
		full	1	1	100.00						
	over	rflow	1	1	100.00						
	r	rd_en	1	1	100.00						
	r	rst_n	1	1	100.00						
	under	rflow	1	1	100.00						
	wr	_ack	1	1	100.00						
	V	vr_en	1	1	100.00						
Total Node Count =											
Toggled Node Count =											
Untoggled Node Count =	0										
Toggle Coverage = 100	.00% (86 of 86 b	oins)									

Covergroup coverage

Covergroup Coverage:				
Covergroups	1	na	na	100.00%
Coverpoints/Crosses	28	na	na	na
Covergroup Bins	98	98	0	100.00%
Covergroup	Metric	Goal	Bin	s Status
TYPE /FIFO_coverage_/FIFO_coverage/cg	100.00%	100		- Covered
covered/total bins:	98	98		
missing/total bins:	0	98		
% Hit:	100.00%	100		
Cross #cross0#	100.00%	100		Covered
covered/total bins:	8	8		
missing/total bins:	0	8		
% Hit:	100.00%	100		
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	103	1		- Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	39	1		- Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	236	1		- Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	111	1		- Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	106	1		- Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	48	1		- Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	237	1		- Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	120	1		- Covered
Cross #cross1#	100.00%	100		- Covered
covered/total bins:	8	8		
missing/total bins:	0	8		
% Hit:	100.00%	100		
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	65	1		- Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	24	1		- Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	130	1		- Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	66	1		- Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	144	1		- Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	63	1		- Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	343	1		- Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	165	1		- Covered
Cross #cross2#	100.00%	100		- Covered
covered/total bins:	8	8		
missing/total bins:	0	8		
% Hit:	100.00%	100		
Auto, Default and User Defined Bins:				
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	16	1		- Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	3	1		- Covered

Cross #cross3#	100.00%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.00%	100	
Auto, Default and User Defined Bins:			
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	45	1	Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	22	1	Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	101	1	Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	48	1	Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	164	1	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	65	1	Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	372	1	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	183	1	Covered
Cross #cross4#	100.00%	100	Covered
covered/total bins:	8	8	
missing/total bins:	0	8	
% Hit:	100.00%	100	
Auto, Default and User Defined Bins:			
<pre>bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	11	1	Covered
<pre>bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></pre>	3	1	Covered
<pre>bin <auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></pre>	40	1	Covered
<pre>bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></pre>	20	1	Covered
<pre>bin <auto[1],auto[1],auto[0]></auto[1],auto[1],auto[0]></pre>	198	1	Covered
<pre>bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></pre>	84	1	Covered
<pre>bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></pre>	433	1	Covered
<pre>bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></pre>	211	1	Covered
Cross #cross_5#	100.00%	100	Covered
	100.00%	100	2372.24
covered/total bins:	8	8	2010. 24
			3070.03
covered/total bins:	8	8	2010.02
covered/total bins: missing/total bins:	8	8 8	2010.02
covered/total bins: missing/total bins: % Hit:	8 0	8 8	Covered
covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins:	8 0 100.00%	8 8 100	
covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	8 0 100.00% 58	8 8 100 1	Covered
covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]>	8 0 100.00% 58 21	8 8 100 1 1	Covered Covered
covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[1],auto[1],auto[1]>	8 0 100.00% 58 21 100	8 8 100 1 1 1	Covered Covered Covered
covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]>	8 0 100.00% 58 21 100 57	8 8 100 1 1 1	Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151	8 8 100 1 1 1 1	Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66	8 8 100 1 1 1 1	Covered Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373	8 8 100 1 1 1 1 1	Covered Covered Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174	8 8 100 1 1 1 1 1 1	Covered Covered Covered Covered Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> bin <auto[1],auto[0],auto[0]> cross #cross6#</auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[1],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00%	8 8 100 1 1 1 1 1 1 1 1	Covered Covered Covered Covered Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> cauto[0],auto[0],auto[0]> cross #cross6# covered/total bins:</auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8	8 8 100 1 1 1 1 1 1 1 100 8	Covered Covered Covered Covered Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]> cauto[1],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> cross #cross6# covered/total bins: missing/total bins:</auto[0],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8	8 8 100 1 1 1 1 1 1 1 100 8	Covered Covered Covered Covered Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> cross #cross6# covered/total bins: missing/total bins: % Hit:</auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8	8 8 100 1 1 1 1 1 1 1 100 8	Covered Covered Covered Covered Covered Covered Covered Covered Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> cross #cross6# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins:</auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8 0	8 8 100 1 1 1 1 1 1 1 100 8 8 100	Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> cross #cross6# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8 0 100.00%	8 8 100 1 1 1 1 1 1 100 8 8 8 100	Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross #cross6# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8 0 100.00%	8 8 100 1 1 1 1 1 1 100 8 8 100	Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> cross #cross6# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> </auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8 0 100.00%	8 8 100 1 1 1 1 1 1 100 8 8 100	Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> cross #cross6# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[0],auto[1]> bin <auto[1],auto[0],auto[1]> bin <auto[1],auto[0],auto[1]> bin <auto[1],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></auto[1],auto[0],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8 0 100.00% 5 1 14 4	8 8 100 1 1 1 1 1 1 100 8 8 8 100	Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> Cross #cross6# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8 0 100.00%	8 8 100 1 1 1 1 1 1 100 8 8 100	Covered
<pre>covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[0],auto[1],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[0],auto[0]> cross #cross6# covered/total bins: missing/total bins: % Hit: Auto, Default and User Defined Bins: bin <auto[1],auto[1],auto[1]> bin <auto[1],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[0],auto[0],auto[0]> bin <auto[0],auto[1],auto[0]> bin <auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[1],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[0],auto[0],auto[1]></auto[1],auto[0],auto[1]></auto[1],auto[1],auto[1]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[0]></auto[0],auto[0],auto[1]></auto[0],auto[1],auto[1]></auto[1],auto[1],auto[1]></pre>	8 0 100.00% 58 21 100 57 151 66 373 174 100.00% 8 0 100.00% 5 1	8 8 100 1 1 1 1 1 1 100 8 8 100	Covered