

Assignment 3

By: Abdelrahman Maher Hassan

Question 1


Codes:

```
D_Latch_active_Lv x D_Latch_active_L_TB.v x
1 module D_Latch_active_L (D, G, CLRn, Q);
2
3     input D, G, CLRn;
4     output reg Q;
5
6     always @(*)begin
7         if (~CLRn)
8             Q <= 0;
9         else if(G)
10            Q <= D;
11        end
12
13    endmodule
```

Test Bench:

```
D_Latch_active_Lv x D_Latch_active_L_TB.v x
1 module D_Latch_active_L_TB ();
2
3     reg D, G, CLRn;
4     wire Q;
5
6     integer i = 0;
7
8     D_Latch_active_L D_Latch (
9         .D(D),
10        .G(G),
11        .CLRn(CLRn),
12        .Q(Q)
13    );
14
15    initial begin
16        CLRn = 0;
17        G = 1; //to force check this condition Q <= D
18
19        $monitor("Clr=%b, G=%b, D=%d, Q=%b",CLRn,G,D,Q);
20
21        for (i=0;i<100; i=i+1) begin
22            D = $random;
23            #10;
24        end
25
26        CLRn = 1;
27        for (i=0;i<600; i=i+1) begin
28            D = $random;
29            #10;
30        end
31
32        for (i=0;i<300; i=i+1) begin
33            CLRn = $random;
34            G = $random;
35            D = $random;
36            #10;
37        end
38        $stop;
39    end
40
41
42    endmodule
```

Simulation:



Question 2 (A)


Codes:

```
T_FF.v
1 module T_FF (T, RSTn, CLK, Q, Q_bar);
2   input  T, RSTn, CLK;
3   output reg Q, Q_bar;
4
5   always @(posedge CLK or negedge RSTn) begin
6
7       if (~RSTn) begin
8           Q <= 0;
9           Q_bar <= 1;
10        end
11       else if (T)begin
12           Q <= ~Q;
13           Q_bar <= ~Q_bar;
14       end
15   end
16
17 endmodule
```

Test Bench:

```
T_FF_TB.v
1 module T_FF_TB ();
2
3   reg T, RSTn, CLK;
4   wire Q, Q_bar;
5
6   T_FF T_flipflop (T, RSTn, CLK, Q, Q_bar);
7
8   integer i = 0;
9
10  initial begin
11      CLK = 0;
12      forever
13          #1 CLK = ~CLK;
14  end
15
16  initial begin
17      $monitor("RSTn=%b, T=%b, Q=%b, Q_bar=%b",RSTn, T, Q, Q_bar);
18      RSTn = 1;
19      @(negedge CLK);
20
21      for(i=0; i<50;i=i+1)begin
22          T = 0;
23          @(negedge CLK);
24      end
25
26      for(i=0; i<50;i=i+1)begin
27          T = 1;
28          @(negedge CLK);
29      end
30
31      RSTn = 0;
32      for(i=0; i<100;i=i+1)begin
33          T = 0;
34          @(negedge CLK);
35      end
36
37      for(i=0; i<100;i=i+1)begin
38          T = 1;
39          @(negedge CLK);
40      end
41
42      for(i=0; i<200;i=i+1)begin
43          T = $random;
44          RSTn = $random;
45          @(negedge CLK);
46      end
47      $stop;
48  end
49 endmodule
```

Simulation:



Question 2 (B)


Codes:

```
D_FF_A_Lv  x  D_FF_A_L_TB.v  x
1  module D_FF_A_L (D, RSTn, CLK, Q, Qbar);
2      input  D, RSTn, CLK;
3      output reg Q;
4      output Qbar;
5
6      assign Qbar = ~Q;
7
8      always@(posedge CLK or negedge RSTn) begin
9          if(~RSTn) begin
10             Q <= 0;
11          end
12          else
13             Q <= D;
14          end
15
16  endmodule
17
18
```

Test Bench:

```
D_FF_A_Lv  x  D_FF_A_L_TB.v  x
1  module D_FF_A_L_TB ();
2      reg  D, RSTn, CLK;
3      wire Q, Q_bar;
4
5      D_FF_A_L D_flipflop (D, RSTn, CLK, Q, Q_bar);
6
7      integer i = 0;
8
9      initial begin
10         CLK = 0;
11         forever
12             #1 CLK = ~CLK;
13     end
14
15     initial begin
16         $monitor("RSTn=%b, D=%b, Q=%b, Q_bar=%b",RSTn, D, Q, Q_bar);
17         RSTn = 0;
18         @(negedge CLK);
19
20         for(i=0; i<50;i=i+1)begin
21             D = 0;
22             @(negedge CLK);
23         end
24
25         for(i=0; i<50;i=i+1)begin
26             D = 1;
27             @(negedge CLK);
28         end
29
30         RSTn = 1;
31         for(i=0; i<100;i=i+1)begin
32             D = 0;
33             @(negedge CLK);
34         end
35
36         for(i=0; i<100;i=i+1)begin
37             D = 1;
38             @(negedge CLK);
39         end
40
41         for(i=0; i<200;i=i+1)begin
42             D = $random;
43             RSTn = $random;
44             @(negedge CLK);
45         end
46         $stop;
47     end
48 endmodule
```

Simulation:



Question 2 (C)

Codes:


```
1  module AFF_Paramterized_RSTn (D, RSTn, CLK, Q, Q_Bar);
2
3      parameter Type = "DFF";
4
5      input D, RSTn, CLK;
6      output Q, Q_Bar;
7
8      generate
9          if (Type == "DFF" )
10             D_FF_A_L D_Flip_Flop (D, RSTn, CLK, Q, Q_Bar);
11          else begin
12             T_FF Toggle_Flip_Flop (D, RSTn, CLK, Q, Q_Bar);
13          end
14      endgenerate
15
16 endmodule
```


Question 2 (D)

Test Bench 1:

```
File Edit Selection Find View Goto Tools Project Preferences Help
AFF_Paramterized_RSTn.v D_FF_A_Lv T_FF.v AFF_Paramterized_RSTn
1 module AFF_Paramterized_RSTn_TB1 ();
2
3     parameter Type = "DFF";
4
5     reg D, RSTn, CLK;
6     wire Q, Q_Bar;
7
8     AFF_Paramterized_RSTn #(Type) DUT1_DFF (D, RSTn, CLK, Q, Q_Bar);
9
10    integer i = 0;
11
12    initial begin
13        CLK = 0;
14        forever
15            #1 CLK = ~CLK;
16    end
17
18    initial begin
19        RSTn = 0;
20        for (i=0;i<50;i=i+1) begin
21            D = $random;
22            @(negedge CLK);
23        end
24
25        RSTn = 1;
26        for (i=0;i<100;i=i+1) begin
27            D = $random;
28            @(negedge CLK);
29        end
30
31        for (i=0;i<100;i=i+1) begin
32            RSTn = $random;
33            D = $random;
34            @(negedge CLK);
35        end
36        $stop;
37    end
38
39 endmodule
```


Simulation 1:



Test Bench 2:

```
1 module AFF_Paramterized_RSTn_TB2 ();
2
3     parameter Type = "TFF";
4
5     reg D, RSTn, CLK;
6     wire Q, Q_Bar;
7
8     AFF_Paramterized_RSTn #(Type) DUT2_TFF (D, RSTn, CLK, Q, Q_Bar);
9
10    integer i = 0;
11
12    initial begin
13        CLK = 0;
14        forever
15            #1 CLK = ~CLK;
16    end
17
18    initial begin
19        RSTn = 0;
20        for (i=0;i<50;i=i+1) begin
21            D = $random;
22            @(negedge CLK);
23        end
24
25        RSTn = 1;
26        for (i=0;i<100;i=i+1) begin
27            D = $random;
28            @(negedge CLK);
29        end
30
31        for (i=0;i<100;i=i+1) begin
32            RSTn = $random;
33            D = $random;
34            @(negedge CLK);
35        end
36        $stop;
37    end
38
39 endmodule
40
```

Simulation 2:



Question 3

Codes:

```
1 module Four_Bit_Ripple_Counter(CLK, RSTn, Out);
2   input CLK, RSTn;
3   output [3:0]Out;
4
5   wire qn0, qn1, qn2, qn3;
6   wire q0, q1, q2, q3;
7
8   D_FF_A_L D1 (
9     .D(qn0),
10    .RSTn(RSTn),
11    .CLK(CLK),
12    .Q(q0),
13    .Qbar(qn0)
14  );
15
16  D_FF_A_L D2 (
17    .D(qn1),
18    .RSTn(RSTn),
19    .CLK(q0),
20    .Q(q1),
21    .Qbar(qn1)
22  );
23
24  D_FF_A_L D3 (
25    .D(qn2),
26    .RSTn(RSTn),
27    .CLK(q1),
28    .Q(q2),
29    .Qbar(qn2)
30  );
31  D_FF_A_L D4 (
32    .D(qn3),
33    .RSTn(RSTn),
34    .CLK(q2),
35    .Q(q3),
36    .Qbar(qn3)
37  );
38
39  assign Out = {qn3, qn2, qn1, qn0};
40
41 endmodule
```


Test Bench:

```
1 module Four_Bit_Ripple_Counter_TB ();
2   reg CLK, RSTn;
3   wire [3:0]Out;
4
5   Four_Bit_Ripple_Counter R_Counter (CLK, RSTn, Out);
6
7   initial begin
8     CLK = 0;
9     forever
10      #1 CLK = ~CLK;
11   end
12
13   initial begin
14     RSTn = 0;
15     @(negedge CLK);
16
17     RSTn = 1;
18     repeat(50) @(negedge CLK);
19     $stop;
20   end
21
22
23 endmodule
```

Do File:

```
1 vlib work
2 vlog D_FF_A_L.v Four_Bit_Ripple_Counter.v Four_Bit_Ripple_Counter_TB.v
3 vsim -voptargs=+acc work.Four_Bit_Ripple_Counter_TB
4 add wave *
5 run -all
6 //quit -sim
```

Simulation:



Question 4


Codes:

```
1  module Paramterized_Shift (Sclr, Sset, shift_in, load, Data, clock, enable, Aclr, Aset, shift_out, q);
2
3      parameter LOAD_AVALUE = 1;
4      parameter SHIFT_DIRECTION = "LEFT" ;
5      parameter LOAD_SVALUE = 1;
6      parameter SHIFT_WIDTH = 8;
7
8      input  Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
9      input  [SHIFT_WIDTH-1:0]Data;
10
11     output reg shift_out;
12     output reg [SHIFT_WIDTH-1:0] q;
13
14     always @(posedge clock or posedge Aclr or posedge Aset) begin
15
16         if(Aclr)
17             q <= 0;
18         else if(Aset)
19             q <= LOAD_AVALUE;
20         else if(enable)begin
21             if(Sclr)
22                 q <= 0;
23             else if (Sset)
24                 q <= LOAD_SVALUE;
25             else if (load)
26                 q <= Data;
27             else begin
28                 if(SHIFT_DIRECTION == "LEFT") begin
29                     shiftout <= Data[7];
30                     q <= {Data[6:0],shift_in};
31                 end
32                 else begin
33                     shiftout <= Data[0];
34                     q <= {shift_in, Data[7:1]};
35                 end
36             end
37         end
38     end
39
40 end
41
42 endmodule
```

Test Bench:

```
1 module Paramterized_Shift_TB ();
2     parameter LOAD_AVALUE = 1;
3     parameter SHIFT_DIRECTION = "LEFT" ;
4     parameter LOAD_SVALUE = 1;
5     parameter SHIFT_WIDTH = 8;
6     reg Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
7     reg [SHIFT_WIDTH-1:0] Data;
8     wire shift_out;
9     wire [SHIFT_WIDTH-1:0] q;
10    integer i = 0;
11
12    Paramterized_Shift #(LOAD_AVALUE, SHIFT_DIRECTION, LOAD_SVALUE, SHIFT_WIDTH) DUT_Param_Shift (Sclr, Sset, shift_in, load, Data, clock, enable, Aclr, Aset, shift_out, q);
13
14    initial begin
15        clock = 0;
16        forever
17            #1 clock = ~clock;
18    end
19
20    initial begin
21        Aset = 1;
22        enable = 0;
23        @(negedge clock);
24    end
25
26    for (i=0; i<100; i=i+1) begin
27        Data = $random;
28        shift_in = $random;
29        @(negedge clock);
30    end
31
32    Aclr = 1;
33    enable = 1;
34    @(negedge clock);
35
36    for (i=0; i<200; i=i+1) begin
37        Data = $random;
38        shift_in = $random;
39        @(negedge clock);
40    end
41
42    for (i=0; i<1000; i=i+1) begin
43        Sclr = $random;
44        Sset = $random;
45        shift_in = $random;
46        load = $random;
47        enable = $random;
48        Aclr = $random;
49        Aset = $random;
50        Data = $random;
51        @(negedge clock);
52    end
53    $stop;
54 endmodule
```

Simulation:



Question 5

Codes:

```
1  module Sequential_Logic_Element(D, CLK, EN, ALn, ADn, SLn, SD, LAT, Q);
2
3      input  D, CLK, EN, ALn, ADn, SLn, SD, LAT;
4      output reg Q;
5
6      always @(posedge CLK or negedge ALn) begin
7          if(~ALn)
8              Q <= !ADn;
9          else if(LAT)
10             if(SLn)
11                 Q <= D;
12             else
13                 Q <= SD;
14         else begin
15             if(EN) begin
16                 if(SLn)
17                     Q <= D;
18                 else
19                     Q <= SD;
20             end
21         end
22     end
23 end
24
25 endmodule
```

Test Bench:

```
1 module Sequential_Logic_Element_TB ();
2
3   reg D, CLK, EN, ALn, ADn, SLn, SD, LAT;
4   wire Q;
5
6   Sequential_Logic_Element SLE1 (D, CLK, EN, ALn, ADn, SLn, SD, LAT, Q);
7
8   integer i = 0;
9
10  initial begin
11    CLK = 0;
12    forever
13      #1 CLK = ~CLK;
14  end
15
16  initial begin
17    ALn = 0;
18    LAT = 1;
19    SLn = 1;
20    @(negedge CLK);
21
22    for (i=0; i<50; i=i+1) begin
23      ADn = $random;
24      D = $random;
25      @(negedge CLK);
26    end
27
28    ALn = 1;
29    LAT = 1;
30    @(negedge CLK);
31
32    for (i=0; i<50; i=i+1) begin
33      ADn = $random;
34      D = $random;
35      SLn = $random;
36      @(negedge CLK);
37    end
38
39    LAT = 0;
40    @(negedge CLK);
41
42    for (i=0; i<50; i=i+1) begin
43      EN = $random;
44      D = $random;
45      SLn = $random;
46      @(negedge CLK);
47    end
48
49    for (i=0; i<200; i=i+1) begin
50      ALn = $random;
51      LAT = $random;
52      ADn = $random;
53      D = $random;
54      SLn = $random;
55      EN = $random;
56      @(negedge CLK);
57    end
58
59    $stop;
60  end
61 endmodule
```

Simulation:

