# Assignment 3 Extra

By: Abdelrahman Maher Hassan

# Question 1

Codes:

```
tatchv x Latch_TEV x

module Latch (Aset, data, gate, Aclr, q);

parameter LAT_WIDTH = 4;

input Aset, gate, Aclr;
input [LAT_WIDTH-1:0] data;

output reg [LAT_WIDTH-1:0] q;

always @(*) begin
if(Aclr)
q <= 0;
else if(Aset)
q <= ~0;
else if (gate)
q <= data;
end
endmodule</pre>
```

Test Bench:

```
Latch_TB.v
module Latch_TB ();
         parameter LAT_WIDTH = 4;
reg Aset, gate, Aclr;
reg [LAT_WIDTH-1:0] data;
wire [LAT_WIDTH-1:0] q;
integer i =0;
         Latch #(LAT_WIDTH) DUT_Latch (Aset, data, gate, Aclr, q);
        initial begin
Aclr = 1;
Aset = 1;
for (i=0; i<20; i=i+1) begin
    data = $random;
    gate = $random;
#10.</pre>
                  Aclr = 1;

Aset = 0;

for (i=0; i<20; i=i+1) begin

data = $random;

gate = $random;

#10;
                 Aclr = 0;

Aset = 1;

for (i=0; i<20; i=i+1) begin

data = $random;

gate = $random;

#10;
                   Aclr = 0;


Aset = 0;

for (i=0; i<20; i=i+1) begin


data = $random;

gate = $random;
                   for (i=0; i<50; i=i+1) begin
    Aclr = $random;
    Aset = $random;
    gate = $random;
    data = $random;
</pre>
```


### Simulation:



# Question 2 (A)



# Question 2 (B)



# Question 3

#### Codes:

```
four_Bit_counter_Beh.v x Four_Bit_Ripple_Counter.v x D_FF_A_Lv

module four_Bit_counter_Beh (clk, set, out);
input clk, set;
output reg [3:0] out;


always @(posedge clk) begin
if(set)
out <= ~0;
else begin
out <= out + 1;
end
end
end
end
end</pre>
```

#### Test Bench:

```
module four_Bit_counter_Beh_TB();
    reg clk, set, RSTn;
wire [3:0] out, Out_Golden;
    four_Bit_counter_Beh DUT(clk, set, out);
    Four_Bit_Ripple_Counter Golden (clk, RSTn, Out_Golden);
        forever
            #1 clk = ~clk;
    initial begin
        set = 1;
        RSTn = 0;
        #10;
        set = 0;
RSTn = 1;
        #10;
        for(i=0; i<200; i=i+1) begin
             if(out != Out_Golden) begin
                 $display("Error the 2 values is not the same.");
                 $stop;
        $stop;
```

#### Do File:

#### Simulation:



# Question 4

#### Codes:

```
four_Bit_counter_Beh_extra_2_outputs.v ×

four_Bit_counter_Beh_extra_2_outputs_TB.v ×

module four_Bit_counter_Beh_extra_2_outputs (clk, set, out, Div_2, Div_4);

input clk, set;

output reg [3:0] out;

output Div_2, Div_4;

//out = 0011

//Div2 = 1

//Div4 = 0

assign Div_2 = out[1];

assign Div_4 = out[3];

always @(posedge clk) begin

if(set)

out <= ~0;

else begin

out <= out + 1;

end

end

end

end</pre>
```

#### Test Bench:

#### Simulation:

