

# **Project 1**

DSP48A1

Submitted by:

- 1- Abdelrahman Maher Hassan
- 2- Zyad Mohammed Abd El-Halim
- 3- Peter Magdy

# Table of Contents

1.	RTL Code .....	4
1.1.	D Flip flop Synchronous .....	4
1.2.	D Flip flop Asynchronous .....	4
1.3.	DSP Code.....	5
2.	Testbench Code .....	8
3.	Do File .....	10
4.	Simulation “QuestaSim Snippets” .....	11
5.	Constraint File.....	12
6.	Elaboration .....	13
6.1.	Messages Tab .....	13
6.2.	Schematic Snippets.....	13
7.	Synthesis .....	14
7.1.	Messages tab .....	14
7.2.	Utilization Report.....	14
7.3.	Timing Report .....	15
7.4.	Schematic Snippets.....	15
8.	Implementation .....	17
8.1.	Messages tab .....	17
8.2.	Utilization Report.....	17
8.3.	Timing Report .....	18
8.4.	Device Snippets .....	18

# List of Figures

Figure 1: D Flipflop Sync with a mux. ....	4
Figure 2: D Flipflop Async with a mux.....	4
Figure 3: DSP Code part 1. ....	5
Figure 4: DSP Code part 2. ....	5
Figure 5: DSP Code part 3. ....	6
Figure 6: DSP Code part 4. ....	6
Figure 7: DSP Code part 5. ....	7
Figure 8: DSP Code part 6. ....	7
Figure 9: Test Bench code part 1.....	8
Figure 10: Test Bench code part 2. ....	8
Figure 11: Test Bench code part 3. ....	9
Figure 12: Test Bench code part 4. ....	9
Figure 13: Do File. ....	10
Figure 14: Test bench output. ....	11
Figure 15: Constraint file. ....	12
Figure 16: Message tab from elaboration section. ....	13
Figure 17: Schematic from elaboration section. ....	13
Figure 18: Message tab from Synthesis section.....	14
Figure 19: Utilization from Synthesis section. ....	14
Figure 20: Timing report from Synthesis section.....	15
Figure 21: Schematic from Synthesis section. ....	15
Figure 22: Schematic from Synthesis section zoomed in. ....	16
Figure 23: Message tab from Implementation section.....	17
Figure 24: Utilization from Implementation section. ....	17
Figure 25: Timing report from Implementation section. ....	18
Figure 26: Device snippets from implementation section. ....	18

# 1. RTL Code

## 1.1. D Flip flop Synchronous

```
1  module D_FF (D, EN, CLK, RST, Q);
2
3      parameter width = 18;
4      parameter REG_EN = 1;
5
6      input [width-1:0]D;
7      input EN, CLK, RST;
8      output [width-1:0]Q;
9
10     reg [width-1:0]Q_Reg;
11
12     assign Q = REG_EN ? Q_Reg : D ;
13
14     always @(posedge CLK) begin
15         if(RST)
16             Q_Reg <= 0;
17         else if(EN) begin
18             Q_Reg <= D;
19         end
20     end
21
22 endmodule
```

Figure 1: D Flipflop Sync with a mux.

## 1.2. D Flip flop Asynchronous

```
module D_FF_ASYNC (D, EN, CLK, RST, Q);

    parameter width = 18;
    parameter REG_EN = 1;

    input [width-1:0]D;
    input EN, CLK, RST;
    output [width-1:0]Q;

    reg [width-1:0]Q_Reg;

    assign Q = REG_EN ? Q_Reg : D ;

    always @(posedge CLK or posedge RST) begin
        if(RST)
            Q_Reg <= 0;
        else if(EN) begin
            Q_Reg <= D;
        end
    end

endmodule
```

Figure 2: D Flipflop Async with a mux.

## 1.3. DSP Code

```

1 module DSP_Project (A, B, C, D, BCIN, PCIN, CARRYIN, CLK, CECARRYIN, CEM, CEOPMODE, CEP, CEA, CEB, CEC, CED, RSTCARRYIN, RSTM, RSTOPMODE, RSTP,
2   input [17:0]A, B, D, BCIN;
3   input [47:0] C, PCIN;
4   input CEA, CEB, CEC, CED, CARRYIN, CLK, CECARRYIN, CEM, CEOPMODE, CEP;
5   input RSTA, RSTB, RSTC, RSTD, RSTCARRYIN, RSTM, RSTOPMODE, RSTP;
6   input [7:0]OPMODE;
7
8   output [17:0]BCOUT;
9   output [47:0]PCOUT, P;
10  output [35:0]M;
11  output CARRYOUT, CARRYOUTF;
12
13  wire [35:0]M_out, Mult_out, Mnot;
14  wire CYI_out;
15  wire [7:0]OPMODE_wire;
16  wire [17:0]D_out, A0_Out, B0_Out, B1_out, A1_out;
17  wire [47:0]C_out;
18
19  reg [17:0]Pre_Adder;
20  reg [47:0]X_out, Z_out, Post_Adder;
21  reg CYO_IN, CYI_input;
22  reg [17:0]BREG_in, B1_input;
23
24  parameter A0REG = 0,
25            A1REG = 1,
26            B0REG = 0,
27            B1REG = 1,
28            CREG = 1,
29            DREG = 1,
30            MREG = 1,
31            PREG = 1,
32            CARRYINREG = 1,
33            CARRYOUTREG = 1,
34            OPMODEREG = 1,
35            CARRYINSEL = 1, //default is OPMODE_wire[5] which in code obtained by making CARRYINSEL = 1
36            B_INPUT = "DIRECT", //CASCADE
37            RSTTYPE = "SYNC";
38  //D_REG

```

Figure 3: DSP Code part 1.

```

38  //D_REG
39  generate
40    if (RSTTYPE == "SYNC") // SYNC
41      D_FF #(.width(18),.REG_EN(DREG)) DREG_FF_SYNC ( .D(D), .EN(CED), .CLK(CLK), .RST(RSTD), .Q(D_out) );
42    else // ASYNC
43      D_FF_ASYNC #(.width(18),.REG_EN(DREG)) DREG_FF_ASYNC ( .D(D), .EN(CED), .CLK(CLK), .RST(RSTD), .Q(D_out) );
44  endgenerate
45
46  //B input
47  always@(*) begin
48    if (B_INPUT == "DIRECT")
49      BREG_in = B;
50    else if(CARRYINSEL == "CASCADE")
51      BREG_in = BCIN;
52    else
53      BREG_in = 0;
54  end
55
56  //B0 REG
57  generate
58    if (RSTTYPE == "SYNC") // SYNC
59      D_FF #(.width(18),.REG_EN(B0REG)) B0REG_FF_SYNC ( .D(BREG_in), .EN(CEB), .CLK(CLK), .RST(RSTB), .Q(B0_Out) );
60    else // ASYNC
61      D_FF_ASYNC #(.width(18),.REG_EN(B0REG)) B0REG_FF_ASYNC ( .D(BREG_in), .EN(CEB), .CLK(CLK), .RST(RSTB), .Q(B0_Out) );
62  endgenerate
63
64  //A0 REG
65  generate
66    if (RSTTYPE == "SYNC") // SYNC
67      D_FF #(.width(18),.REG_EN(A0REG)) A0REG_FF_SYNC ( .D(A), .EN(CEA), .CLK(CLK), .RST(RSTA), .Q(A0_Out) );
68    else // ASYNC
69      D_FF_ASYNC #(.width(18),.REG_EN(A0REG)) A0REG_FF_ASYNC ( .D(A), .EN(CEA), .CLK(CLK), .RST(RSTA), .Q(A0_Out) );
70  endgenerate
71
72  //C REG

```

Figure 4: DSP Code part 2.

```

72 //C REG
73 generate
74   if (RSTTYPE == "SYNC") // SYNC
75     D_FF #(.width(48),.REG_EN(CREG)) CREG_FF_SYNC ( .D(C), .EN(CEC), .CLK(CLK), .RST(RSTC), .Q(C_out) );
76   else // ASYNC
77     D_FF_ASYNC #(.width(48),.REG_EN(CREG)) CREG_FF_ASYNC ( .D(C), .EN(CEC), .CLK(CLK), .RST(RSTC), .Q(C_out) );
78 endgenerate
79
80 // PRE-Adder
81 always @(*) begin
82   if (OPMODE_wire[6] == 0) //Adder
83     Pre_Adder = B0_Out + D_out;
84   else // SUB
85     Pre_Adder = D_out - B0_Out;
86 end
87
88 //B1 input
89 always @(*) begin
90   if (OPMODE_wire[4] == 0)
91     B1_input = B0_Out;
92   else
93     B1_input = Pre_Adder;
94 end
95
96 //B1 REG
97 generate
98   if (RSTTYPE == "SYNC") // SYNC
99     D_FF #(.width(18),.REG_EN(B1REG)) B1REG_FF_SYNC ( .D(B1_input), .EN(CEB), .CLK(CLK), .RST(RSTB), .Q(B1_out) );
100  else // ASYNC
101    D_FF_ASYNC #(.width(18),.REG_EN(B1REG)) B1REG_FF_ASYNC ( .D(B1_input), .EN(CEB), .CLK(CLK), .RST(RSTB), .Q(B1_out) );
102 endgenerate
103
104 //BCOUT
105 assign BCOUT = B1_out;
106
107 //A1 REG
108 generate

```

Figure 5: DSP Code part 3.

```

107 //A1 REG
108 generate
109   if (RSTTYPE == "SYNC") // SYNC
110     D_FF #(.width(18),.REG_EN(A1REG)) A1REG_FF_SYNC ( .D(A0_Out), .EN(CEA), .CLK(CLK), .RST(RSTA), .Q(A1_out) );
111   else // ASYNC
112     D_FF_ASYNC #(.width(18),.REG_EN(A1REG)) A1REG_FF_ASYNC ( .D(A0_Out), .EN(CEA), .CLK(CLK), .RST(RSTA), .Q(A1_out) );
113 endgenerate
114
115 //multi.
116 assign Mult_out = B1_out * A1_out;
117
118 //M REG
119 generate
120   if (RSTTYPE == "SYNC") // SYNC
121     D_FF #(.width(36),.REG_EN(MREG)) MREG_FF_SYNC ( .D(Mult_out), .EN(CEM), .CLK(CLK), .RST(RSTM), .Q(M_out) );
122   else // ASYNC
123     D_FF_ASYNC #(.width(36),.REG_EN(MREG)) MREG_FF_ASYNC ( .D(Mult_out), .EN(CEM), .CLK(CLK), .RST(RSTM), .Q(M_out) );
124 endgenerate
125
126 // M
127 assign Mnot = ~M_out;
128 assign M = ~Mnot;
129
130 // CYI input
131 always @(*) begin
132   if (CARRYINSEL == 0)
133     CYI_input = CARRYIN;
134   else if (CARRYINSEL == 1)
135     CYI_input = OPMODE_wire[5];
136   else
137     CYI_input = 0;
138 end
139
140 // CYI REG

```

Figure 6: DSP Code part 4.

```

140 // CYI REG
141 generate
142   if (RSTTYPE == "SYNC") // SYNC
143     D_FF #(.width(1),.REG_EN(CARRYINREG)) CYI_SYNC ( .D(CYI_input), .EN(CECARRYIN), .CLK(CLK), .RST(RSTCARRYIN), .Q(CYI_out) );
144   else // ASYNC
145     D_FF_ASYNC #(.width(1),.REG_EN(CARRYINREG)) CYI_ASYNC ( .D(CYI_input), .EN(CECARRYIN), .CLK(CLK), .RST(RSTCARRYIN), .Q(CYI_out) );
146 endgenerate
147
148 // X_MUX
149 always @(*) begin
150   case(OPMODE_wire[1:0])
151     2'b00: X_out = 0;
152     2'b01: X_out = M_out;
153     2'b10: X_out = PCOUT;
154     2'b11: X_out = {D_out[11:0],A1_out,B1_out};
155     default : X_out = 0;
156   endcase
157 end
158
159 // Z_MUX
160 always @(*) begin
161   case(OPMODE_wire[3:2])
162     2'b00: Z_out = 0;
163     2'b01: Z_out = PCIN;
164     2'b10: Z_out = PCOUT;
165     2'b11: Z_out = C_out;
166     default : Z_out = 0;
167   endcase
168 end
169
170 // Post-Adder
171 always @(*) begin
172   if (OPMODE_wire[7] == 0) //Adder
173     {CYO_IN,Post_Adder} = Z_out + X_out + CYI_out;
174   else // SUB
175     {CYO_IN,Post_Adder} = Z_out - (X_out + CYI_out);
176 end
177
178 //P_REG

```

Figure 7: DSP Code part 5.

```

178 //P_REG
179 generate
180   if (RSTTYPE == "SYNC") // SYNC
181     D_FF #(.width(48),.REG_EN(PREG)) PREG_SYNC ( .D(Post_Adder), .EN(CEP), .CLK(CLK), .RST(RSTP), .Q(P) );
182   else // ASYNC
183     D_FF_ASYNC #(.width(48),.REG_EN(PREG)) PREG_ASYNC ( .D(Post_Adder), .EN(CEP), .CLK(CLK), .RST(RSTP), .Q(P) );
184 endgenerate
185
186 //PCOUT
187 assign PCOUT = P;
188
189 //Carry out
190 generate
191   if (RSTTYPE == "SYNC") // SYNC
192     D_FF #(.width(1),.REG_EN(CARRYINREG)) PREG_SYNC ( .D(CYO_IN), .EN(CECARRYIN), .CLK(CLK), .RST(RSTCARRYIN), .Q(CARRYOUT) );
193   else // ASYNC
194     D_FF_ASYNC #(.width(1),.REG_EN(CARRYINREG)) PREG_ASYNC ( .D(CYO_IN), .EN(CECARRYIN), .CLK(CLK), .RST(RSTCARRYIN), .Q(CARRYOUT) );
195 endgenerate
196
197 //Carry out
198 assign CARRYOUTF = CARRYOUT;
199
200 //OPMODE
201 generate
202   if (RSTTYPE == "SYNC") // SYNC
203     D_FF #(.width(8),.REG_EN(OPMODEREG)) OPMODE_SYNC ( .D(OPMODE), .EN(CEOPMODE), .CLK(CLK), .RST(RSTOPMODE), .Q(OPMODE_wire) );
204   else // ASYNC
205     D_FF_ASYNC #(.width(8),.REG_EN(OPMODEREG)) OPMODE_ASYNC ( .D(OPMODE), .EN(CEOPMODE), .CLK(CLK), .RST(RSTOPMODE), .Q(OPMODE_wire) );
206 endgenerate
207
208 endmodule

```

Figure 8: DSP Code part 6.

## 2. Testbench Code

```

1 module DSP_Project_TB();
2
3     reg [17:0] A, B, D, BCIN;
4     reg [47:0] C, PCIN;
5     reg CEA, CEB, CEC, CED, CARRYIN, CLK, CECARRYIN, CEM, CEOPMODE, CEP;
6     reg RSTA, RSTB, RSTC, RSTD, RSTCARRYIN, RSTM, RSTOPMODE, RSTP;
7     reg [7:0] OPMODE;
8
9     wire [17:0] BCOUT;
10    wire [47:0] PCOUT, P;
11    wire [35:0] M;
12    wire CARRYOUT, CARRYOUTF;
13
14    parameter A0REG = 0,
15              A1REG = 1,
16              B0REG = 0,
17              B1REG = 1,
18              CREG = 1,
19              DREG = 1,
20              MREG = 1,
21              PREG = 1,
22              CARRYINREG = 1,
23              CARRYOUTREG = 1,
24              OPMODEREG = 1,
25              CARRYINSEL = 1, //default is OPMODE_wire[5] which in code obtained by making CARRYINSEL = 1
26              B_INPUT = "DIRECT", //CASCADE
27              RSTTYPE = "SYNC";
28
29
30    DSP_Project #(A0REG, A1REG, B0REG, B1REG, CREG, DREG, MREG, PREG, CARRYINREG, CARRYOUTREG, OPMODEREG, CARRYINSEL, B_INPUT, RSTTYPE) DSP1 (A, B,
31
32    initial begin
33        CLK = 0;
34        forever
35            #10 CLK = ~CLK;
36    end
37
38    initial begin

```

Figure 9: Test Bench code part 1.

```

39    initial begin
40        CEA = 1;
41        CEB = 1;
42        CEC = 1;
43        CED = 1;
44        CARRYIN = 1;
45        CECARRYIN = 1;
46        CEM = 1;
47        CEOPMODE = 1;
48        CEP = 1;
49
50        RSTA = 1;
51        RSTB = 1;
52        RSTC = 1;
53        RSTD = 1;
54        RSTCARRYIN = 1;
55        RSTM = 1;
56        RSTOPMODE = 1;
57        RSTP = 1;
58        @(negedge CLK);
59
60        RSTA = 0;
61        RSTB = 0;
62        RSTC = 0;
63        RSTD = 0;
64        RSTCARRYIN = 0;
65        RSTM = 0;
66        RSTOPMODE = 0;
67        RSTP = 0;
68        @(negedge CLK);
69
70        D = 5;
71        B = 2;
72        C = 20;
73        OPMODE[6] = 0; //add
74        OPMODE[4] = 1; //choose the output from the pre adder
75
76        A = 2;

```

Figure 10: Test Bench code part 2.



```

76     A = 2;
77
78     BCIN = 4;
79
80     PCIN = 55;
81     CARRYIN = 0;
82     OPMODE[5] = 0;
83
84     OPMODE[3:2] = 3;
85     OPMODE[1:0] = 1;
86
87     OPMODE[7] = 0;
88     repeat(10) @(negedge CLK);
89
90     D = 9;
91     B = 3;
92     C = 9;
93     OPMODE[6] = 1; //add
94     OPMODE[4] = 0; //choose the output from the pre adder
95
96     A = 2;
97
98     BCIN = 4;
99
100    PCIN = 55;
101    CARRYIN = 0;
102    OPMODE[5] = 0;
103
104    OPMODE[3:2] = 3;
105    OPMODE[1:0] = 0;
106
107    OPMODE[7] = 0;
108    repeat (10) @(negedge CLK);
109
110    D = 11;
111    B = 5;
112    C = 9;
113    OPMODE[6] = 1; //add
114    OPMODE[4] = 1; //choose the output from the pre adder

```

Figure 11: Test Bench code part 3.

```

113     OPMODE[6] = 1; //add
114     OPMODE[4] = 1; //choose the output from the pre adder
115
116     A = 2;
117
118     BCIN = 4;
119
120     PCIN = 55;
121     CARRYIN = 0;
122     OPMODE[5] = 0;
123
124     OPMODE[3:2] = 0;
125     OPMODE[1:0] = 3;
126
127     OPMODE[7] = 0;
128     repeat (10) @(negedge CLK);
129
130
131     $stop;
132     end
133 endmodule

```

Figure 12: Test Bench code part 4.

### 3. Do File

```
1  vlib work
2  vlog D_FF.v D_FF_ASYNC.v DSP_Project.v DSP_Project_TB.v
3  vsim -voptargs=+acc work.DSP_Project_TB
4  add wave *
5  run -all
6  #quit -sim
7
```

*Figure 13: Do File.*

## 4. Simulation “QuestaSim Snippets”




Figure 14: Test bench output.

## 5. Constraint File

```
## This file is a general .xdc for the Basys3 rev B board
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project

## Clock signal
set_property -dict { PACKAGE_PIN W5    IOSTANDARD LVCMOS33 } [get_ports CLK]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports CLK]
```

*Figure 15: Constraint file.*

## 6.1. Messages Tab




Figure 16: Message tab from elaboration section.

## 6.2. Schematic Snippets




Figure 17: Schematic from elaboration section.

# 7. Synthesis

## 7.1. Messages tab




Figure 18: Message tab from Synthesis section.

## 7.2. Utilization Report




Figure 19: Utilization from Synthesis section.

# 7.3. Timing Report

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 5.216 ns	Worst Hold Slack (WHS): 0.182 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 106	Total Number of Endpoints: 106	Total Number of Endpoints: 162

All user specified timing constraints are met.

Figure 20: Timing report from Synthesis section.

# 7.4. Schematic Snippets




Figure 21: Schematic from Synthesis section.



Figure 22: Schematic from Synthesis section zoomed in.



## 8. Implementation

### 8.1. Messages tab




Figure 23: Message tab from Implementation section.

### 8.2. Utilization Report

Name	Slice LUTs (133800)	Slice Registers (267600)	Slice (33450)	LUT as Logic (133800)	LUT Flip Flop Pairs (133800)	DSP s (740)	Bonded IOB (500)	BUFGCTRL (32)
DSP_Project	254	179	108	254	26	1	327	1
A1REG_FF_SYNC (D_...	0	18	6	0	0	0	0	0
B1REG_FF_SYNC (D_...	0	36	12	0	0	0	0	0
CREG_FF_SYNC (D_F...	0	48	15	0	0	0	0	0
CYI_SYNC (D_FF__pa...	1	1	1	1	1	0	0	0
DREG_FF_SYNC (D_F...	0	18	11	0	0	0	0	0
MREG_FF_SYNC (D_F...	0	0	0	0	0	1	0	0
OPMODE_SYNC (D_F...	253	8	77	253	0	0	0	0
PREG_SYNC (D_FF_...	0	48	14	0	0	0	0	0
PREG_SYNC__0 (D_F...	0	2	1	0	0	0	0	0

Figure 24: Utilization from Implementation section.

### 8.3. Timing Report

Setup	Hold	Pulse Width
Worst Negative Slack (WNS): 3.269 ns	Worst Hold Slack (WHS): 0.263 ns	Worst Pulse Width Slack (WPWS): 4.500 ns
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS): 0.000 ns	Total Pulse Width Negative Slack (TPWS): 0.000 ns
Number of Failing Endpoints: 0	Number of Failing Endpoints: 0	Number of Failing Endpoints: 0
Total Number of Endpoints: 125	Total Number of Endpoints: 125	Total Number of Endpoints: 181

All user specified timing constraints are met.

Figure 25: Timing report from Implementation section.

### 8.4. Device Snippets




Figure 26: Device snippets from implementation section.