# **Assignment 3**

By: Abdelrahman Maher Hassan

Codes:


```
D_latch_active_Lv x D_latch_active_L_TB.v x

module D_Latch_active_L (D, G, CLRn, Q);

input D, G, CLRn;
output reg Q;


always @(*)begin
    if (~CLRn)
        Q <= 0;
    else if(G)
        Q <= D;
end
end
endmodule</pre>
```

```
D_Latch_active_L_TB.v
module D_Latch_active_L_TB ();
     wire Q;
     D_Latch_active_L D_Latch (
         .D(D),
         .G(G),
.CLRn(CLRn),
          .Q(Q)
          $monitor("Clr=%b, G=%b, D=%d, Q=%b",CLRn,G,D,Q);
          for (i=0;i<100; i=i+1) begin
         CLRn = 1;
for (i=0;i<600; i=i+1) begin
   D = $random;</pre>
              G = $random;
D = $random;
```




# Question 2 (A)

Codes:



# Question 2 (B)

Codes:



# Question 2 (C)

# Codes:

```
AFF_Paramterized_RSTn.v × D_FF_ALv × T_FF.v × AFF_Paramterized_RSTn_TB1.v ×

module AFF_Paramterized_RSTn (D, RSTn, CLK, Q, Q_Bar);

parameter Type = "DFF";

input D, RSTn, CLK;
output Q, Q_Bar;

generate

if (Type == "DFF")


D_FF_A_L D_Flip_Flop (D, RSTn, CLK, Q, Q_Bar);
else begin

T_FF Toggle_Flip_Flop (D, RSTn, CLK, Q, Q_Bar);
end
endgenerate


endmodule
```

# Question 2 (D)

#### Test Bench 1:



#### Test Bench 2:



Codes:

```
Four_Bit_Ripple_Counter.v × Four_Bit_Ripple_Counter_TB.v
module Four_Bit_Ripple_Counter(CLK, RSTn, Out);
     input CLK, RSTn;
output [3:0]Out;
     wire qn0, qn1, qn2, qn3;
wire q0, q1, q2, q3;
           .D(qn0),
.RSTn(RSTn),
           .Q(q0),
.Qbar(qn0)
      D_FF_A_L D2 (
.D(qn1),
.RSTn(RSTn),
           .CLK(q0),
           .Q(q1),
.Qbar(qn1)
      D_FF_A_L D3 (
.D(qn2),
.RSTn(RSTn),
           .Q(q2),
            .Qbar(qn2)
       D_FF_A_L D4 (
.D(qn3),
.RSTn(RSTn),
            .CLK(q2),
           .Q(q3),
.Qbar(qn3)
       assign Out = {qn3, qn2, qn1, qn0};
```

```
Image: Imag
```

#### Do File:




#### Codes:

```
module Paramterized_Shift (Sclr, Sset, shift_in, load, Data, clock, enable, Aclr, Aset, shift_out, q);

parameter LOAD_AVALUE = 1;
parameter SHIFT_DIRECTION = "LEFT";
parameter SHIFT_MIDTH = 8;

input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, shift_in, load, clock, enable, Aclr, Aset;
input Sclr, Sset, Sset,
```

#### Test Bench:



### Codes:

#### Test Bench:

```
Sequential_Logic_Element.v × Sequential_Logic_Element_TB.v ×
          module Sequential_Logic_Element_TB ();
                reg D, CLK, EN, ALn, ADn, SLn, SD, LAT; wire Q;
Sequential_Logic_Element SLE1 (D, CLK, EN, ALn, ADn, SLn, SD, LAT, Q);
                initial begin CLK = 0;
                       forever
#1 CLK = ~CLK;
                initial begin
ALn = 0;
LAT = 1;
SLn = 1;
                       for (i=0; i<50; i=i+1) begin
ADn = $random;
D = $random;
@(negedge CLK);</pre>
                       ALn = 1;
LAT = 1;
@(negedge CLK);
                              ADn = $random;
D = $random;
SLn = $random;
                              @(negedge CLK);
                       LAT = 0;
@(negedge CLK);
                       for (i=0; i<50; i=i+1) begin

EN = $random;

D = $random;

SLn = $random;
                              @(negedge CLK);
                       for (i=0; i<200; i=i+1) begin

ALn = $random;

LAT = $random;

ADn = $random;

D = $random;

SLn = $random;

EN = $random;

@(negedge CLK);

end
```

