

## **Assignment 2**

By: Abdelrahman Maher Hassan

## Question 1

Codes:


```
Four_Bit_Encoder_first_implementation.v x Four_Bit_Encoder_Second_implementation.v x Four_Bit_Encoder_TB.v x
1  module Four_Bit_Encoder_First_implementation(X,Y);
2      input      [3:0]X;
3      output reg [1:0]Y;
4
5      always @(X) begin
6          casex (X)
7              4'b1xxx: Y = 2'b11;
8              4'b01xx: Y = 2'b10;
9              4'b001x: Y = 2'b01;
10             4'b000x: Y = 2'b00;
11             default: Y = 2'b00;
12         endcase
13     end
14 endmodule
```

```
Four_Bit_Encoder_first_implementation.v x Four_Bit_Encoder_Second_implementation.v x Four_Bit_Encoder_TB.v x
1  module Four_Bit_Encoder_Second_implementation (In,Out);
2      input      [3:0] In;
3      output reg [1:0] Out;
4
5      always@(In) begin
6          if(In[3] == 1)
7              Out = 2'b11;
8          else if(In[2] == 1)
9              Out = 2'b10;
10         else if(In[1] == 1)
11             Out = 2'b01;
12         else
13             Out = 2'b00;
14     end
15 endmodule
```

## Test Bench:

```
1  module Four_Bit_Encoder_TB();
2
3      reg [3:0]X0;
4      wire [1:0]Y1,Y2;
5
6      Four_Bit_Encoder_First_implementation Encoder_DUT (X0,Y1);
7
8      Four_Bit_Encoder_Second_implementation Encoder_Golden (X0,Y2);
9
10     integer i;
11
12     initial begin
13         for(i=0;i<99;i=i+1) begin
14             X0 = $random;
15             #10;
16
17             if(Y1 != Y2) begin
18                 $display ("Error-The 2 outputs of the 2 Encoder modules is not the same.");
19                 $stop;
20             end
21         end
22         $stop;
23     end
24 endmodule
25
```

## Simulation:



## Question 2


Codes:

```
File Edit Selection Find View Goto Tools Project Preferences Help
Decimal_to_BCD.v x Decimal_to_BCD_TB.v x
1 module Decimal_to_BCD (D,Y);
2     input [9:0]D;
3     output reg [3:0]Y;
4
5     always @(D) begin
6         case (D)
7             10'b0000000001: Y = 0;
8             10'b0000000010: Y = 1;
9             10'b0000000100: Y = 2;
10            10'b0000001000: Y = 3;
11            10'b0000010000: Y = 4;
12            10'b0000100000: Y = 5;
13            10'b0001000000: Y = 6;
14            10'b0010000000: Y = 7;
15            10'b0100000000: Y = 8;
16            10'b1000000000: Y = 9;
17            default: Y = 4'b0000;
18        endcase
19    end
20 endmodule
```

Test Bench:

```
Decimal_to_BCD.v x Decimal_to_BCD_TB.v x
1 module Decimal_to_BCD_TB();
2
3     reg [9:0]In;
4     wire [3:0]Out;
5
6     Decimal_to_BCD converter1 (In,Out);
7
8     initial begin
9         In = 10'b0000000001; //0
10        #10;
11        In = 10'b0000000010; //1
12        #10;
13        In = 10'b0100000000; //8
14        #10;
15        In = 10'b0000000000; //0
16        #10;
17        In = 10'b1000000000; //9
18        #10;
19        In = 10'b0000100001; //0
20        $stop;
21    end
22
23    initial begin
24        $monitor("In= %b, Out=%b",In,Out);
25    end
26
27 endmodule
```

Simulation:



Wave - Default

Expr	Value
/Decimal_to_BCD_T...	10'h021
/Decimal_to_BCD_T...	4'h0

Msgs

001	002	100	000	200	021
0	1	8	0	9	0

## Question 3


Codes:

```
1 module N_bit_ALU (A, B, OP_Code, Result);
2
3     parameter NO_of_bits = 4;
4
5     input  [NO_of_bits-1:0] A, B;
6     input  [1:0] OP_Code;
7     output [NO_of_bits-1:0] Result;
8
9     assign Result = (OP_Code == 0) ? (A + B) : (OP_Code == 1) ? (A | B) : (OP_Code == 2) ? (A - B) : (A ^ B);
10
11 endmodule
12
```

Test Bench:

```
1 module N_Bit_ALU_TB();
2
3     reg  [3:0] A, B;
4     reg  [1:0] OP_Code;
5     wire [3:0] Result;
6
7     N_bit_ALU #(4) ALU1 (A, B, OP_Code, Result);
8
9     integer i;
10
11     initial begin
12         for(i=0;i<99;i=i+1) begin
13             OP_Code = $random;
14             A = $random;
15             B = $random;
16             #10;
17         end
18         $stop;
19     end
20
21     initial begin
22         $monitor ("OPcode= %d, A= %d, B= %d, Result= %d",OP_Code, A, B, Result);
23     end
24
25 endmodule
26
```

## Simulation:



## Question 4

Code:

```
Four_Bit_ALU_to_7Segment.v  x  Four_Bit_ALU_to_7Segment_TB.v  x
11
12     N_bit_ALU #(Width) ALU2 (A, B, OP_Code, ALU_Output);
13
14     always@(ALU_Output or EN)begin
15         if(EN == 1) begin
16             case(ALU_Output)
17                 0 : Output = 7'b1111110;
18                 1 : Output = 7'b0110000;
19                 2 : Output = 7'b1101101;
20                 3 : Output = 7'b1111001;
21                 4 : Output = 7'b0110011;
22                 5 : Output = 7'b1011011;
23                 6 : Output = 7'b1011111;
24                 7 : Output = 7'b1110000;
25                 8 : Output = 7'b1111111;
26                 9 : Output = 7'b1111011;
27                 10: Output = 7'b1110111;
28                 11: Output = 7'b0011111;
29                 12: Output = 7'b1001110;
30                 13: Output = 7'b0111101;
31                 14: Output = 7'b1001111;
32                 15: Output = 7'b1000111;
33                 default: Output = 0;
34             endcase
35         end
36         else begin
37             Output = 0;
38         end
39     end
40 endmodule
```




## Test Bench:

```

1  module Four_Bit_ALU_to_7Segment_TB();
2
3      parameter Width1 = 4;
4
5      reg EN;
6      reg [Width1-1:0] A, B;
7      reg [1:0] OP_Code;
8      wire [6:0] Output;
9
10     Four_Bit_ALU_to_7Segment #(Width1) ALU_7Segment_1 (A, B, OP_Code, EN, Output);
11
12     integer i;
13
14     initial begin
15         for(i=0;i<99;i=i+1) begin
16             A = $random;
17             B = $random;
18             EN = $random;
19             OP_Code = $random;
20             #10;
21         end
22         $stop;
23     end
24
25     initial begin
26         $monitor("A=%d, B=%d, OP_Code=%d, EN=%d,Output= %b",A,B,OP_Code,EN,Output);
27         $stop;
28     end
29 endmodule

```

## Simulation:



## Question 5

Code:

```
D_flipflop.v
1  module D_flipflop (D, E, CLK, Q);
2
3      input  D, E, CLK;
4      output reg Q;
5
6      always @( posedge CLK) begin
7          if(E) begin
8              Q <= D;
9          end
10         else begin
11             Q <= Q;
12         end
13     end
14
15 endmodule
```