

Assignment 1

By: Abdelrahman Maher Hassan

Question 1

Codes:

```
1 module priority_enc (  
2   input  clk,  
3   input  rst,  
4   input  [3:0] D,  
5   output reg [1:0] Y,  
6   output reg valid  
7 );  
8  
9 always @(posedge clk) begin  
10  if (rst)  
11    Y <= 2'b0;  
12  else  
13    begin  
14      casex (D)  
15        4'b1000: Y <= 0;  
16        4'bX100: Y <= 1;  
17        4'bXX10: Y <= 2;  
18        4'bXXX1: Y <= 3;  
19        default: Y <= 2'bX;  
20      endcase  
21      valid <= (~|D)? 1'b0: 1'b1;  
22    end  
23  end  
24 endmodule
```

Test Bench:

```
1 module priority_enc_TB ();  
2  
3   reg clk, rst;  
4   reg [3:0] D;  
5   wire [1:0] Y;  
6   wire valid;  
7  
8   integer correct_count, error_count;  
9  
10  priority_enc Encoder_DUT (  
11    .clk(clk),  
12    .rst(rst),  
13    .D(D),  
14    .Y(Y),  
15    .valid(valid));  
16  
17  initial begin  
18    clk = 0;  
19  
20    forever  
21      #1 clk = ~clk;  
22  end  
23  
24  initial begin  
25    correct_count = 0;  
26    error_count = 0;  
27    D = 0;  
28  
29    check_reset;  
30  
31    D = 4'b1111;  
32    check_result (3,1);  
33  
34    D = 4'b1000;  
35    check_result (0,1);  
36  
37    D = 4'b1100;  
38    check_result (1,1);  
39  
40    D = 4'b0000;  
41    check_result (2'bXX,0);  
42  
43    D = 4'b1110;  
44    check_result (2,1);  
45  
46    $display( "%t: At the END of the test the error count = %d and the correct count = %d", $time, error_count, correct_count);  
47    $stop;  
48  
49  end  
50  
51  task check_result (input [1:0]expected_result_Y, input expected_result_valid);
```

```

49     end
50
51     task check_result (input [1:0]expected_result_Y, input expected_result_valid);
52         @(negedge clk);
53         if ( expected_result_Y != Y )
54             begin
55                 error_count++;
56                 $display("%t: Error in Y value = %d and the expected Y = %d",$time,Y,expected_result_Y);
57             end
58
59         else if (expected_result_valid != valid)
60             begin
61                 error_count++;
62                 $display("%t: Error in valid value = %d and the expected valid = %d",$time,expected_result_valid,valid);
63             end
64
65         else
66             correct_count++;
67     endtask
68
69
70     task check_reset ();
71         rst = 1;
72         @(negedge clk);
73
74         if( Y != 0)
75             begin
76                 error_count++;
77                 $display("%t: Error in reset value",$time);
78             end
79
80         else
81             correct_count++;
82
83         rst = 0;
84     endtask
85
86 endmodule

```

Simulation:



Question 2

Codes:

```
1  module ALU_4_bit (  
2      input  clk,  
3      input  reset,  
4      input  [1:0] Opcode, // The opcode  
5      input  signed [3:0] A, // Input data A in 2's complement  
6      input  signed [3:0] B, // Input data B in 2's complement  
7  
8      output reg signed [4:0] C // ALU output in 2's complement  
9  );  
10  
11     reg signed [4:0] Alu_out; // ALU output in 2's complement  
12  
13     localparam Add      = 2'b00; // A + B  
14     localparam Sub      = 2'b01; // A - B  
15     localparam Not_A    = 2'b10; // ~A  
16     localparam ReductionOR_B = 2'b11; // |B  
17  
18     // Do the operation  
19     always @(*) begin  
20         case (Opcode)  
21             Add:      Alu_out = A + B;  
22             Sub:      Alu_out = A - B;  
23             Not_A:    Alu_out = ~A;  
24             ReductionOR_B: Alu_out = |B;  
25             default: Alu_out = 5'b0;  
26         endcase  
27     end // always @ *  
28  
29     // Register output C  
30     always @(posedge clk or posedge reset) begin  
31         if (reset)  
32             C <= 5'b0;  
33         else  
34             C <= Alu_out;  
35     end  
36  
37 endmodule
```

Test Bench:

```
1 module ALU_4_bit_TB ();
2     reg clk, reset;
3     reg [1:0] Opcode; // The opcode
4     reg signed [3:0] A, B; // Input data B in 2's complement
5
6     wire signed [4:0] C; // ALU output in 2's complement
7
8
9     ALU_4_bit DUT_ALU (
10         .clk(clk),
11         .reset(reset),
12         .Opcode(Opcode),
13         .A(A),
14         .B(B),
15         .C(C));
16
17     localparam Add = 2'b00; // A + B
18     localparam Sub = 2'b01; // A - B
19     localparam Not_A = 2'b10; // ~A
20     localparam ReductionOR_B = 2'b11; // |B
21
22     integer error_count, correct_count;
23
24     initial begin
25         clk = 0;
26         forever
27             #1 clk = ~clk;
28     end
29
30     initial begin
31         error_count = 0;
32         correct_count = 0;
33         A = 0;
34         B = 0;
35         Opcode = 0;
36         check_reset;
37
38         A = 5;
39         B = 2;
40         Opcode = 0;
41         check_result(7);
42
43         check_reset;
44
45         A = 4;
46         B = 5;
47         Opcode = 0;
48         check_result(9);
49
50         A = 11;
51         B = 5;
52         Opcode = 0;
```

```

49
50     A = 11;
51     B = 5;
52     Opcode = 0;
53     check_result(0);
54
55     A = 5;
56     B = 1;
57     Opcode = 0;
58     check_result(6);
59
60     A = 4;
61     B = 2;
62     Opcode = 1;
63     check_result(2);
64
65     A = 2;
66     B = 4;
67     Opcode = 1;
68     check_result(-2);
69
70     A = 2;
71     B = 4;
72     Opcode = 2;
73     check_result(-3);
74
75     A = 2;
76     B = 7;
77     Opcode = 2;
78     check_result(-3);
79
80     A = 4;
81     B = 3;
82     Opcode = 3;
83     check_result(1);
84
85     A = 9;
86     B = 4;
87     Opcode = 3;
88     check_result(1);
89
90     A = 9;
91     B = 0;
92     Opcode = 3;
93     check_result(0);
94
95     $display("%t: At the END of the test the error count = %d and the correct count = %d", $time, error_count, correct_count);
96     $stop;
97 end
98
99 task check_reset();
100     reset = 1;


```

```

88     check_result(1);
89
90     A = 9;
91     B = 0;
92     Opcode = 3;
93     check_result(0);
94
95     $display("%t: At the END of the test the error count = %d and the correct count = %d", $time, error_count, correct_count);
96     $stop;
97 end
98
99 task check_reset();
100     reset = 1;
101     @(negedge clk);
102
103     if( C !== 0)
104     begin
105         error_count++;
106         $display("%t: Error in reset.", $time);
107     end
108
109     else
110         correct_count++;
111
112     reset = 0;
113 endtask
114
115 task check_result (input [4:0]expected_output);
116     @(negedge clk);
117
118     if( C !== expected_output)
119     begin
120         error_count++;
121         $display("%t: Error in the output %d, and the expected is = %d.", $time, C, expected_output);
122     end
123
124     else
125         correct_count++;
126 endtask
127 endmodule

```

Simulation:



Question 3

A Code:

```
1 //specs: if A is high in +ve edge of a clock then signal B should be high after 2 clock cycles
2
3 module Q3_A ();
4
5     sequence sr1;
6         ##2 b;
7     endsequence
8
9     property pr1;
10        @(posedge clk) a |-> sr1;
11    endproperty
12
13    assert property (pr1) $display("%t: Pass", $time); else $display("%t: Fail", $time);
14
15
16
17 endmodule
18
```

B Code:

```
1 //specs: if a is high & b is high then signal c should be high after 1 to 3 clock cycles later
2
3 module Q3_B ();
4
5     sequence sr1;
6         ##[1:3] c;
7     endsequence
8
9     property pr1;
10        @(posedge clk) (a & b) |-> sr1;
11    endproperty
12
13    assert property (pr1) $display("%t: Pass", $time); else $display("%t: Fail", $time);
14
15
16
17 endmodule
18
```

C Code:

```
1 //specs: write a sequence s11b, after 2 +ve clock edges, signal b should be low
2
3 module Q3_C ();
4
5     sequence s11b;
6         ##[2] (b==0);
7     endsequence
8
9     /*property pr1;
10        @(posedge clk) |-> s11b;
11    endproperty
12
13    assert property (pr1) $display("%t: Pass", $time); else $display("%t: Fail", $time);
14    */
15
16 endmodule
17
```


D-1 Code:

```
1 //specs: write a property: 3 to 8 decoder output Y
2 //      at each +ve edge of clock, Y must have only on bit high
3
4 module Q3_D_1 ();
5
6     sequence Seq1;
7         $onehot(Y);
8     endsequence
9
10    property pr1;
11        @(posedge clk) |-> Seq1;
12    endproperty
13
14    assert property (pr1) $display("%t: Pass", $time); else $display("%t: Fail", $time);
15
16 endmodule
17
18
```

D-2 Code:

```
1 //specs: write a property: 4 to 2 priority encoder output valid
2 //      at each +ve edge of clock, if D bits are low then after one cycle output valid must be low
3
4 module Q3_D_2 ();
5
6     sequence Seq1;
7         ##1 (valid == 0);
8     endsequence
9
10    property pr1;
11        @(posedge clk) (D == 4'b0000) |-> Seq1;
12    endproperty
13
14    assert property (pr1) $display("%t: Pass", $time); else $display("%t: Fail", $time);
15
16 endmodule
17
```