write program to implement some basic logic gates and combinational circuits, using VMDL.

NHDL

Description

- · V: VHSIC (Very High Speed Integrated Circuit)
- · H: Hasdwase
- . D: Description
- · L : Language
- · VHOL (VHSIC Hardware Description Language) is a hardware description language used in electronic design automation to describe digital and mixed-signal systems such as field-programmable gate arrays and integrated circuits.
- · VHDL can also be used as a general purpose parallel
- ·VHDL is an industry stundard hardware description language that is widely used for specifying, modeling, designing, and simulating digital systems.

VHDL Code

- · Every piece of VHDL code is composed of at least three fundamental sections
- · Library declarations: contains a list of all libraries to be used in the design.
- · Entity specifies the 10 pins of the ciscuit

· Aschitectuse: Contains the VHDL code which describes how the Ciscuit should behave (function)

Library

- · A library is a collection of commonly used pieces of
- · Placing such pieces inside a library allows them to be reused or shared by other designs.
- · To declare a library (that is to make it visible to the design) two lines of code are needed, one containing the name of the library, and the other a use clause.
- · LIBRARY library-name;
- · Use Library_ name. package_ name. package_ parts;

Entity

· An ENTITY is a list with specifications of all input and output pins (posts) of the circuit with the following Syntax

ENTITY entity-name 25

PORT (post_name: signal-mode signal-type;
post_name: signal-mode signal-type;

...);

END entity-name;

- · The mode of the signal can be IN, OUT, INOUT, or BUFFER
- · IN and Out are touly undirectional pins, while INOUT is bidirectional
- · BUFFER is employed when the output signal must be used (sead) internally
- · The name of the entity can be basically any name, except

VHDL preserved words

Input - Output

- · Let my-ckt consists of following input & outputs
- · Inputs A, B, C
- · Outputs: X, Y
- · VHDL description is:

 entity my-ckt is

 post (

A in bit;

B in bit,

(n bit;

X out bit;

Y: out bit;

End my-ckt;

· Similarly for a two input NAND gate:
ENTITY nand-gate IS
PORT (a,b: IN BIT;
z: OUT BIT);
END nand-gate;

Aschitecture

- · The ARCHITECTURE denotes the description of how the circuit should be have or function.
- . The syntax is as:

 ARCHITECTURE anchitecture, name OF entity name IS

 Edeclarations

BEGIN (code)

END anchitecture-name;

· An aschitecture has two pasts: a declarative past continuit, where signals and constants (among others) are declared, and the code part (from BEGIN down)

Investes in VHDL

library IEEE;

use IEEE.STD_LOGIC_1164 ALL;

entity invest_top is

Post (PB: in STD-LOGIC;

LED: out STD_LOGIC);

end invest_top;

architecture Behavorial of invest-top is begin

-- invest the signal from the push button Switch and doute it to the LED

LED <= not PB;

end Behaviosat.

AND gate

library icce;

use icee. std - logic - 1164 all;

entity and - gate is

post (a: in std - logic; -- AND gate input

b: in std-logic; -- AND gate input

y : out std-logic); -- AND gate output

end entity;

anchitecture behavioral of and-gate is

begin

y <= a and b; -- two input AND gate

end behavioral;

OR gate

Intrary ieee;

use rece.std-logic — 1164. all;

cntity os-gate is

post (x1: in std-logic; -- OR gate input x2: in std-logic; -- OR gate input y0: out std-logic), -- OR gate output end os-gate;

architecture behavioral of or-gate is begin

y0<= x1 os x2; -- two input OR gate and behavioral;

```
Multiplexes
  library icee;
  use ieee. std - logic - 1164. all;
  entity mux is
  post la, b, c, d, su, s1: in std-logic;
   y out std-logich;
   end entity;
   aschitecture pure-logic of muz is
   begin
   y <= (a and not s1 and not s0) oo
         (b and not s1 and s0) ox
         ( ( and s1 and not s0) ox
        (d and s1 and s0);
   end pure-logic;
```

```
Library ince;

use incer. std_logic_ 1164.all;

entity bull_addes is

post (a, b, c: in bit; sum, carry: out bit);

end entity;

aschitecture out_data of bull_addes is

begin

Sum <= a xor b xor c;

(arry <= ((a and b) or (b and () or (a and ());

end out_data;
```

Half Subtractor

Library ie ee; use ieee.std-logic_ 1 164. all; entity half - sub is post (a, c: in bit; d, b: out bit); end entity; architecture data of half-sub is be gin d <= a 2008 (; b <= (a and (not ()); end data;