임베디드 MCU 프로그래밍 실습

Internal Interrupt-Driven Hardware-Software Interaction


Timer Interrupt-Driven Periodic Software Execution for TC275 Infineon Embedded Processors

현대자동차 입문교육 박대진 교수



보드의 CCU6 하드웨어에서 발생하는 Interrupt를 사용해서 일정한 시간 간격(정확한) (0.5초) 으로 BLUE LED를 toggle하는 ISR 함수가 호출되도록 한다.

- 1. 타이머 회로 설정하여 0.5초마다 인터럽트 발생시키도록 설정
- 발생된 인터럽트를 CPU0로 배송되도록 인터럽트 회로 설정 (어제 한 내용 상기)





사용된 약어 정리


- CCU6 (Capture / Compare Unit 6)
- IR (Interrupt Router)
- SRN (Service Request Node)
- SCU (System Control Unit)
- PM (Period Match)



CCU6 하드웨어 동작 원리


: Counter Match Interrupt 발생시키기

- 정확한 시간을 계산해야 될 필요성 존재 , 그것을 실현시키는 회로가 타이머.
- → CCU6 (Capture / Compare Unit 6) 하드웨어 사용 CCU6 은 고유명사!
- MCU 내부에 매 clock 마다 증가하는 counter 존재, counter의 값이 원하는 목표치에 도달했는지 비교하는 회로가 필요함
- Counter 값이 원하는 값에 도달하면 Interrupt 발생




CCU6 하드웨어 동작 원리

: CCU6 내부 T12 모듈



CCU6 내부 T12 하드웨어 동작 원리

: T12 모듈 → Counter 구동 및 목표 설정값 도달여부 비교



T12에서 생성되는 Interrupt 설정

: 인터럽트 Enable, 인터럽트 출력 포트 설정

- T12에서 counter 가 증가하여 period 레지스터의 값과 match 되었을 때 발생하는 PM (Period Matched) Interrupt 를 사용하기 위한 설정
 - **1. T12_PM** Interrupt Enable
 - 2. 발생한 Interrupt를 SRO 출력으로 전달




Figure 26-42 General Interrupt Structure

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3732

T12_PM SR₀ T12 Counter T12 OM SR1 CDIR CC6x R T12 Capture ▶ SR2 Compare CC6x F Channels CC6x ▶ SR3 T13 PM T13 Counter Interrupt Set Interrupt Register ISS Control Logic CM 63 T13 Compare Channel CC63 Interrupt Status Register IS STR Multi-Channel Mode Logic Interrupt Reset Register ISR CM CHE Hall Compare CM WHE Logic Interrupt Enable Register IEN TRPF Node Pointer Trap Handling TRPS Register INP CCU6 MCA05548 C65






T12에서 생성되는 Interrupt를 IR로 연결

- CCU6 모듈 내부 T12에서 생성되는 Interrupt를 IR의 입력(SRN)으로 연결
 - SRN 레지스터를 설정하여 Interrupt를 CPU0으로 전달

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3733



3-43 Interrupt Sources and Events





Register INP CCU6_MCA05548_C65

0번째 CCU6 모듈 사용 위한 레지스터 설정

→ CCU60 모듈의 Clock 입력 설정

- CCU6 는 0 1 까지 2개의 모듈 존재, 그중 CCU60
- CCU60 위한 레지스터 중에 CLC 레지스터
 - Clock Control enable 필요함
- CCU60_CLC 레지스터는 System Critical 레지스터이므로 CPU ENDINIT 해제 후 수정가능
- CPU ENDINIT 비트 clear위해 SCU 레지스터 항목에서 WDTCPUOCONO 레지스터 설정 필요

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3639




Figure 26-1 CCU6 Block Diagram

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.650

- "CE0"- writeable only when CPU0 ENDINIT bit is zero
- "CE1" writeable only when CPU1 ENDINIT bit is zero
- "CE2" writeable only when CPU2 ENDINIT bit is zero
- "E" writeable when any (one or more) CPUx ENDINIT bit is zero
- "SE" writeable only when Safety ENDINIT bit is zero
- · None of the above accessible at any time

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3764

Table 26-14 Registers Overview - BPI Registers Reset Register Description Offset Access Page **Short Name** Addr. Mode Num. Read Write U, SV SV, E. 00_H Application 26-130 CLC Clock Control Register Reset Karnal Registers

Lab: SCU 레지스터 설정 - WDTCPUOCONO

- SCU 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address)
 - = 0xF0036000

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.230

	. 555 5 н	1~	,,		
Reserved	F003 5200 _H -	Ŀ	-	SPBBE	SPBBE
	1 003 31 1 H	\Box			
System Control Unit (SCU)	F003 6000 _H - F003 63FF _H	ŀ	(byte	access	access
Reserved	E003 6400	Ш		SPBBE	SPBBE
	F003 67FF _H				
Safoty Management Unit (SMII)	EUU3 68UU	2)	accocc	200000

- 2. 사용할 레지스터의 주소 찾기
 - WDTCPU0CON0 의 Offset Address = 0x100
 - → WDTCPU0CON0 레지스터 주소 = 0xF0036000 + 0x100 = 0xF0036100

Register Overview of SCU (Offset from Main Register Base)

Short Name	Long Name	Offset	Acces	s Mode	Reset	Descr	
		Addr.	Read	Write		iption See	
EMSR	Emergency Stop Register	0FC _H	U, SV	SV, SE, P	Application Reset	Page 7-291	
WDTCPU0CON0	CPU0 WDT Control Register 0	100 _H	U, SV	U, SV, 32,(CPU 0 ²⁾)	Application Reset	Page 7-276	
WDTCPU0CON1	CPU0 WDT Control	104 _H	U, SV	SV,	Application	Page	






SCU 레지스터 설정 - WDTCPUOCONO


: WDTCPU0CONO 변경위해서 보호 레지스터 잠금 해제 필요함

- Password Access 를 통해 WDTCPU0CON0 레지스터의 Lock 상태를 해제해야 함
 - 1) WDTCPU0CON0 레지스터를 읽어 WDTCPU0CON0.REL, WDTCPU0CON0.PW 영역의 값을 확인

WDTCPUOCONO 레지스터 @ 0xF0036100



Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.662



Infineon-TC27x D-step-UM-v02 02-EN.pdf p.661

단, PW 영역의 일부 PW[7:2] 는 반전해서 읽어야 함

- 2) Write 할 값은 1)에서 읽은 REL 과 PW 의 조합으로 결정 [31:16] = REL, [15:2] = PW, [1] = "0", [0] = "1"
- 결정한 32bit 값을 WDTCPU0CONO 레지스터에 한 번에 write
- WDTCPU0CONO 레지스터의 1번째 bit LCK 를 읽어서 Lock 상태가 해제되었는지 확인 Lock 상태가 해제되면 LCK bit 가 0으로 읽힘





Lab1: SCU 레지스터 설정 - WDTCPU0CONO

보호 레지스터 잠금 해제

```
#define LCK BIT LSB IDX
                                                                    #define ENDINIT BIT LSB IDX
150⊖ void initCCU60(void)
151 {
152
        // Password Access to unlock SCU WDTSCON0
       SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
153
       while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);</pre>
                                                              // wait until unlocked
154
155
       // Modify Access to clear ENDINIT
156
157
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
       while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
158
                                                                          원래 Password
                               31
                                                               8
                                 11101....
                                                                  001101
                                                          1 0
                                   읽어보면 password [7:2]가 반전되어 읽힘◀
                                                                               LCK ENDINIT
 SCU_WDTCPUO_CONO
                                                                  110010
                                                            따라서 한번 더 뒤집어야 함
                                                          000 111111 0
                     ^ 0xFC → 00000....
                                                                                   0
                                11101....
                                                          1 0 1
                                                                  001101
                                                                             & 0 다시 Lock bit clear
  SCU_WDTCPU0_CON0
                                                                  001101 0
          다시 rewrite하면 칩안에서 방금 쓴 값 중에 password값을 비교하여 일치하면,
```

NOV ® KNU A



변경될 Lock비트 (0으로 클리어)를 받아들임


// SCU registers

SCU 레지스터 설정 - WDTCPUOCONO


: Lock해제 후 ENDINIT 값을 바꾼 뒤 바로 잠금 설정

- 4. Modify Access 를 통해 WDTCPUOCONO 레지스터의 CPUO ENDINIT을 set/clear
 - 1) WDTCPU0CON0 레지스터를 읽어 **WDTCPU0CON0.REL, WDTCPU0CON0.PW** 영역의 값을 확인

WDTCPUOCONO 레지스터 @ 0xF0036100



Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.662



단, PW 영역의 일부 PW[7:2] 는 반전해서 읽어야 함

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.661

2) Write 할 값은 1)에서 읽은 REL 과 PW 의 조합으로 결정

[31:16] = REL, [15:2] = PW, [1] = "1"

- 3) 0번째 bit ENDINIT을 설정하려면 [0] = "1", 해제하려면 "0" 값을 write
 - → 변경함과 동시에 바로 Lock시킴
- 4) 결정한 32bit 값을 WDTCPUOCONO 레지스터에 한 번에 write
- 5) WDTCPU0CONO 레지스터의 1번째 bit LCK 를 읽어서 Lock 상태가 설정되었는지 확인 Lock 상태가 설정되면 LCK bit 가 1로 읽힘

Lab2: SCU 레지스터 설정 - WDTCPUOCONO

Lock해제 후 ENDINT clear후 다시 잠금

```
39 // SCU registers
150⊖ void initCCU60(void)
                                                                             40 #define LCK BIT LSB IDX
151 {
                                                                              41 #define ENDINIT BIT LSB IDX
152
        // Password Access to unlock SCU WDTSCON0
153
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
154
155
156
        // Modify Access to clear ENDINIT
157
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
158
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX);
                                                    // enable CCY
161
162
        // Password Access to unlock SCU_WDTSCON0
163
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
164
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
165
        // Modify Access to set ENDINIT
166
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
167
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
168
169
```

ENDINIT값이 0이므로 보호 레지스터에 값을 쓸 수 있음

- → CLC 값을 변경가능
- → 이후에 다시 ENDINIT값을 1로 셋팅하기 위해 보호 레지스터 Lock풀고, ENDINIT값을 변경한뒤 다시 Lock





CCU60 레지스터 설정 - CLC ENDINIT가 0이 되었으므로 보호 레지스터 CLC 변경가능

- CCU60 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address)
 - = 0xF0002A00

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.228

(MSC1)	F000 27FF _H	byte	accc33	access
Reserved	F000 2800 _H -	_	SPBBE	SPBBE
Capture/Compare Unit 6 0(CCU60)	F000 2A00 _H - F000 2AFF _H	256 byte	access	access
Capture/Compare Unit 6 1 (CCU61)	F000 2B00 _H - F000 2BFF _H	256 byte	access	access

- 2. 사용할 레지스터의 주소 찾기
 - CLC 의 Offset Address = 0x00
 - → CLC 레지스터 주소 = 0xF0002A00 + 0x00 = **0xF0002A00**

Table 26-14 Registers Overview - BPI Registers

Register Short Name	Description	Offset Addr.	Acces	S	Reset	Page Num.	
			Read	Write	1		
CLC	Clock Control Register	00 _H	U, SV	SV, E, P	Application Reset	26-130	
-	Kernel Registers	-	4_	-	-	-	
		+	·		t		





CCU60 레지스터 설정 - CLC

: Clock enable

- 3. 레지스터 write 값 결정
 - CCU60 모듈을 위한 clock을 enable 하기 위해 **DISR 영역에 0x0 write**
 - CCU60 모듈의 DISS 영역의 값을 읽었을 때 "0"이면 모듈이 enable 되었음
 - 만약 읽었을 때 "1"이라면 모듈이 disable 되어있다는 뜻

CLC 레지스터 @ 0xF0002A00

	CLC Cloci	k Con	itrol F	Regis	ter			(0	0 _H)			Res	et Va	lue:	0000 ()003 _H
ı	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				1	1			' '	0			1			1	
	l								r	I						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	. 1	0
				ı	1	()	1				1	EDIS	0	DISS	DISR
					1	· I	7	1					rw	r	rh	rw

Field	Bits	Туре	Description
DISR	0	rw	Module Disable Request Bit Used for enable/disable control of the module.
			0 _B Module disable is not requested.
DISS	1	rh	Module Disable Status Bit Bit indicates the current status of the module.
		L	O _B Module is enabled. I _B Module is disabled.



Lab3: CCU60 레지스터 설정 - - - C

: CCU60 Clock Enable 요청

```
헤더 파일 참조 추가
```

31 #include "IfxCcu6 reg.h"

53 // CCU60 registers

```
54 #define DISS BIT_LSB_IDX
                                                                          55 #define DISR BIT LSB IDX
150⊖ void initCCU60(void)
151 {
152
        // Password Access to unlock SCU WDTSCON0
         SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
153
154
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
155
156
        // Modify Access to clear ENDINIT
157
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
158
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX);
                                                     // enable CCY
161
162
        // Password Access to unlock SCU WDTSCON0
163
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
164
165
166
        // Modify Access to set ENDINIT
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
167
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
168
169
```

ENDINIT값이 0이므로 보호 레지스터에 값을 쓸 수 있음

- → CLC 값을 변경가능
- → 이후에 다시 ENDINIT값을 1로 셋팅하기 위해 보호 레지스터 Lock풀고, ENDINIT값을 변경한뒤 다시 Lock





Lab4: SCU 레지스터 설정 - WDTCPUOCONO 보호 레지스터 잠금 해제한 뒤 ENDINT set후 다시 잠금

```
150⊖ void initCCU60(void)
151 {
        // Password Access to unlock SCU WDTSCON0
152
153
         SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
154
155
156
        // Modify Access to clear ENDINIT
157
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
158
159
160
         CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX); // enable CCY
161
162
         // Password Access to unlock SCU WDTSCON0
         SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
163
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
164
165
        // Modify Access to set ENDINIT
166
167
         SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
168
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
169
```

- Modify Access 를 통해 CPU0 ENDINIT을 해제한 뒤 보호 레지스터값 수정 후 반드시 CPU0 ENDINIT을 1로 다시 설정 해줘야 함
 - (1) ENDINIT를 0으로 하면서 바로 Lock을 했기 때문에
 - (2) 보호 레지스터 값 변경후

(I) KNU AI-SoC Lab (II) W HYUNDAI

HYUNDAI

- (3) ENDINIT를 1로 하기 위해 다시 Password Access 방법이용 Lock 해제후
- (4) 다시 ENDINIT를 1로 하면서 동시에 Lock 시킴

Lab5: CCU60 레지스터 설정 - CLC CCU6 모듈 enable 여부 확인

```
150⊖ void initCCU60(void)
151 {
152
        // Password Access to unlock SCU WDTSCON0
153
        SCU WDTCPU0 CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
154
155
156
        // Modify Access to clear ENDINIT
157
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
158
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX); // enable CCY
161
162
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
163
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
164
165
166
        // Modify Access to set ENDINIT
167
         SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
168
169
170
171
        // CCU60 T12 configurations
172
        while((CCU60_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled</pre>
173
174
        CCU60 TCTRO.U &= ~(0x7 << T12CLK BIT LSB IDX); // f T12 = f CCU6 / prescaler
         CCU60 TCTR0.U |= 0x2 << T12CLK BIT LSB IDX;
175
                                                            // f CCU6 = 50 MHz, prescaler = 1024
176
         CCU60 TCTR0.U |= 0x1 << T12PRE BIT LSB IDX;
                                                            // f T12 = 48,828 Hz
177
178
        CCU60 TCTR0.U &= ~(0x1 << CTM BIT LSB IDX); // T12 auto reset when period match (PM) occur
179
```

CCU60 내부 T12 모듈 사용 위한 레지스터 설정

: T12 Counter Increment 방식 선택 (Auto Clear Mode)

- CCU60를 위한 T12 레지스터
 - CCU60 내부 T12 모듈에서 1 clock
 주기마다 1씩 값이 증가
 - counter 레지스터의 초기화 필요함
 - 0으로 초기화




Figure 26-4 Timer T12 Logic and Period Comparators



CCU60 내부 T12 모듈 사용 위한 레지스터 설정

: T12 Control Register – TCTRO

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3645

26.2.1 T12 Overview

Figure 26-4 shows a detailed block diagram of Timer T12. The functions of the timer T12 block are controlled by bits in registers TCTR0, TCTR2, and PISEL0.

Timer T12 receives its input clock (f_{T12}) from the module clock f_{CC6} via a programmable

- CCU60 레지스터 항목에서
 - TCTRO 레지스터 설정 필요

T12의 Counter 레지스터와 Period Match 가 발생했을 때, **T12 counter** 레지스터를 자동으로 초기화하고 다시 증가하도록 설정




Figure 26-4 Timer T12 Logic and Period Comparators





CCU60 레지스터 설정 - TCTRO

- CCU60 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0002A00
- 2. 사용할 레지스터의 주소 찾기
 - TCTRO 의 Offset Address = 0x70
 - → TCTRO 레지스터 주소 = 0xF0002A00 + 0x70 = 0xF0002A70

Capture/Compare Control Registers

•						
CMPSTAT	Compare State Register	60 _H	U, SV	U, SV, P	Application Reset	26-39
CMPMODIF	Compare State Modification Register	64 _H	U, SV	U, SV, P	Application Reset	26-42
T12MSEL	T12 Capture/Compare Mode Select Register	68 _H	U, SV	U, SV, P	Application Reset	26-43
TCTR0	Timer Control Register 0	70 _H	U, SV	U, SV, P	Application Reset	26-44
TCTR2	Timer Control Register 2	/4 _H	U, SV	U, SV, P	Application Reset	26-48
TCTR4	Timer Control Register 4	78	II SV	П	Application	26-51





CCU60 레지스터 설정 - TCTRO

: Counter Auto Clear 모드 설정

- 레지스터 write 값 결정
 - T12 모듈에서 counter와 period를 비교하여 match가 발생한 이후에, T12 counter 레지스터를 자동으로 0으로 초기화하고 다시 증가하도록 설정
 - CTM 영역에 "0"값을 write

TCTRO 레지스터 @ 0xF0002A70

	TCTR0 Timer Control Register 0 (70 _H) Reset Value: 0000 0000 _H															0000 _H
L	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
									0							
_									r	•						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	()	STE 13	T13R	T13 PRE	Т	13CLI	ĸ	СТМ	CDIR	STE 12	T12R	T12 PRE	Т	12CLI	Κ
٦	ı	r	rh	rh	rw		ΓW		rw	rh	rh	rh	rw		rw	

			T12. 0 _B T12 counts up. 1 _B T12 counts down.
СТМ	7	rw	T12 Operating Mode 0 _B Edge-aligned Mode: T12 always counts up and continues counting from zero after reaching the period value
			1 _B Center-aligned Mode: T12 counts down after detecting a period-match and counts up after detecting a one-match.



CCU60 내부 T12 모듈 사용 위한 레지스터 설정

: T12 Counter를 구동하는 클럭 속도 조절

- CCU60를 위한 레지스터 항목에서
 - T12CLK 레지스터 설정 필요
 - T12PRE 레지스터 설정 필요
- CCU60 내부 T12 모듈에 입력되는 clock 주파수 설정을 위한 레지스터 설정 필요함
- CCU60 모듈에 처음 입력되는 clock
 신호의 주파수는 50 MHz
- 이를 어떻게 분주(prescale)해서 T12
 모듈에 얼마의 clock 주파수로
 전달할지 설정




Figure 26-4 Timer T12 Logic and Period Comparators




CCU60 레지스터 설정 - TCTRO

: Clock 선택 (분주 or Prescaling)

- 레지스터 write 값 결정
 - T12 모듈에서 사용할 clock 주파수 설정
 - CCU60 모듈에 처음 입력되는 clock 주파수가 50 MHz 이므로, **T12CLK 영역에 0x2값을 write** 하여 50 MHz / 4 = 12.5 MHz 의 clock 생성
 - T12PRE 영역에 "1"값을 write하여 12.5 MHz / 256 = 48,828 Hz 의 T12 clock 생성 (최종)

TCTRO 레지스터 @ 0xF0002A70



Field	Bits	Type	Description
T12CLK	[2:0]	rw	Timer T12 Input Clock Select Selects the input clock for timer T12 that is derived from the peripheral clock according to the equation $f_{T12} = f_{CC6} / 2^{}.$ $000_B f_{T12} = f_{CC6}$ $001_B f_{T12} = f_{CC6} / 2$ $010_B f_{T12} = f_{CC6} / 4$ $011_B f_{T12} = f_{CC6} / 8$ $100_B f_{T12} = f_{CC6} / 16$ $101_B f_{T12} = f_{CC6} / 32$ $110_B f_{T12} = f_{CC6} / 64$ $111_B f_{T12} = f_{CC6} / 128$
T12PRE	3	rw	Timer T12 Prescaler Bit In order to support higher clock frequencies, an additional prescaler factor of 1/256 can be enabled for the prescaler for T12. Op The additional prescaler for T12 is disabled. 1 _B The additional prescaler for T12 is enabled.



Lab6: CCU60 레지스터 설정 - TCTRO

```
56 #define CTM BIT LSB IDX
                                                              57 #define T12PRE BIT LSB IDX
150⊖ void initCCU60(void)
                                                              58 #define T12CLK BIT LSB IDX
151 {
152
        // Password Access to unlock SCU WDTSCON0
153
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
154
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
155
156
        // Modify Access to clear ENDINIT
157
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
158
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX); // enable CCY
161
162
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
163
164
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
165
166
        // Modify Access to set ENDINIT
167
        SCU_WDTCPU0_CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
168
169
170
171
        // CCU60 T12 configurations
172
        while((CCU60 CLC.U & (1 << DISS BIT LSB IDX)) != 0);// wait until CCU60 module enabled
173
        174
175
176
177
178
       CCU60 TCTR0.U &= ~(0x1 << CTM BIT LSB IDX);
                                                        // T12 auto reset when period match (PM) occur
179
```



CCU60 내부 T12 모듈 사용 위한 레지스터 설정

: Period 값 설정 레지스터 - T12PR

- CCU60 레지스터 항목에서
 - T12PR 레지스터 설정 필요
- CCU60 내부 T12 모듈의 counter 레지스터와 비교될 period 레지스터
- T12 모듈의 clock 주파수를 바탕으로, 얼마의 시간 간격으로 Match 인터럽트를 발생시킬지 고려하여 Period Register를 셋팅해야 함




Figure 26-4 Timer T12 Logic and Period Comparators



CCU60 레지스터 설정 - T12PR

- CCU60 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0002A00
- 2. 사용할 레지스터의 주소 찾기
 - T12PR 의 Offset Address = 0x24
 - → T12PR 레지스터 주소 = 0xF0002A00 + 0x24 = 0xF0002A24

٦	Timer T12 rel	lated Registers					
1	Γ12	Timer 12 Counter Register	20 _H	U, SV	U, SV, P	Application Reset	26-33
7	Γ12PR	Timer 12 Period Register	24 _H	U, SV	U, SV, P	Application Reset	26-34
	F 12DTC	Dead-Time Control Register for Timer T12	28 _H	U, SV	U, SV, P	Application Reset	26-37
-	2000	O	20	11 01/	1101/	A!:	20.20



CCU60 레지스터 설정 - T12PR

: Clock 주파수와 Period를 고려하여 Match빈도 결정

- 3. 레지스터 write 값 결정
 - 계획하는 Period Match 의 발생 주시를 고려하여 T12PV 영역에 T12 모듈의 counter 레지스터와 match 여부 비교될 값을 write

Period Match가 발생하는 빈도
$$(Freq. of Timer T12 Clock)$$
 $(Freq. of Period Match) = \frac{(Value of Period Register) + 1}{(Value of Period Register) + 1}$

- → T12 모듈의 clock 주파수(frequency)가 **48,828 Hz** 이므로, 1초에 48,828 만큼 counter 증가함 → **0.5초간격으로** Period Match를 발생하려면 counter 가 **48,828 / 2 = 24,414** 에서 **Period Match 발생해야 함**
- → T12PV 영역에 write할 값 = (48,828 / 2) 1 = 24,413 (0x5F5D)

T12PR 레지스터 @ 0xF0002A24

	T12PR Timer 12 Period Register (24 _H) Reset Value: 0000 0000 _H															
,	31	31 30 29 28 27 26					3 25 24 23 22				21	20	19	18	17	16
				'	•		')	'		'		'	'	
l				-		-		-	r		-	-			-	
Γ,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				'			'	T12	2PV	'						.
L	rwh															

Field	Bits	Туре	Description
T12PV	[15:0]	rwh	T12 Period Value The value T12PV defines the counter value for T12 leading to a period-match. When reaching this value, the timerT12 is set to zero (edge-aligned mode) or changes its count direction to down counting (center-aligned mode).
0	[31:16]	r	Reserved; Returns 0 if read; should be written with 0.

Lab7: CCU60 레지스터 설정 - T12PR

```
150⊖ void initCCU60(void)
151 {
        // Password Access to unlock SCU WDTSCON0
152
        SCU WDTCPU0 CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
153
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
154
155
156
        // Modify Access to clear ENDINIT
157
        SCU_WDTCPU0_CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
158
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX); // enable CCY
161
162
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
163
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
164
165
166
        // Modify Access to set ENDINIT
        SCU_WDTCPU0_CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
167
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
168
169
170
        // CCU60 T12 configurations
171
        while((CCU60 CLC.U & (1 << DISS BIT LSB IDX)) != 0);// wait until CCU60 module enabled
172
173
174
        CCU60_TCTR0.U &= ~(0x7 << T12CLK_BIT_LSB_IDX); // f_T12 = f_CCU6 / prescaler
        175
176
177
178
        CCU60 TCTR0.U &= ~(0x1 << CTM BIT LSB IDX);
                                                         // T12 auto reset when period match (PM) occur
179
180
        CCU60 T12PR.U = 24414 - 1;
                                                      // PM interrupt freq. = f T12 / (T12PR + 1)
181
        CCU60 TCTR4.U |= 0x1 << T12STR BIT LSB IDX;
                                                         // load T12PR from shadow register
182
183
184
        CCU60 T12.U = 0;
                                                     // clear T12 counter register
185
```

CCU60 내부 T12 모듈 사용 위한 레지스터 설정

: Counting Stop/Start제어, Period적용 -> TCTR4

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3646

enables an automatic stop of the timer when the current counting period is finished (see Figure 26-7 and Figure 26-8).

The start or stop of T12 is controlled by the Run bit T12R that can be modified by bits in register TCTR4. The run bit can be set/cleared by software via the associated set/clear bits T12RS or T12RR, it can be set by a selectable edge of the input signal T12HR (TCTR2.T12RSEL), or it is cleared by hardware according to preselected conditions. The timer T12 run bit T12R must not be set while the applied T12 period value is zero. Timer T12 can be cleared via control bit T12RES. Setting this write-only bit does only

- CCU60 레지스터 항목에서
 - TCTR4 레지스터 설정 필요
- T12의 counter 레지스터 증가 시작을 위한 설정
- Shadow Register에 저장된 period 설정 값을 T12PR 레지스터에 실제 적용




Figure 26-4 Timer T12 Logic and Period Comparators





CCU60 레지스터 설정 - TCTR4

- CCU60 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0002A00
- 2. 사용할 레지스터의 주소 찾기
 - TCTR4 의 Offset Address = 0x78
 - → TCTR4 레지스터 주소 = 0xF0002A00 + 0x78 = **0xF0002A78**

TCTR2	Timer Control Register 2	74 _H	U, SV	U, SV, P	Application Reset	26-48
TCTR4	Timer Control Register 4	78 _H	U, SV	U,	Application Reset	26-51
Timer T13 r	related Registers Timer 13 Counter	50μ	U, SV	11	Application	26-66




CCU60 레지스터 설정 - TCTR4


: Shadow값을 T12PR에 Store


- 3. 레지스터 write 값 결정
 - 앞서 T12PR 레지스터에 값을 write하면 바로 적용되지 않고 Period Shadow
 Register에 머무르게 됨
 - Period Shadow Register에 저장된 period 설정 값을 T12PR 레지스터에 옮기기 위해 **T12STR 영역에 "1"값을 write**

TCTR4 레지스터 @ 0xF0002A78



Field	Bits	Туре	Description		
T12STR	6	w	Timer T12 Shadow Transfer Request 0. No action		
			1 _B STE12 is set, enabling the shadow transfer.		
T12STD	7	w	Timer T12 Shadow Transfer Disable		





2022 Figure 26-4 Timer T12 Logic and Period Comparators

Lab8: CCU60 레지스터 설정 - TCTR4

HYUNDAI

203 }

AI-SOL LAD W HYUNDRI

```
150⊖ void initCCU60(void)
152
        // Password Access to unlock SCU WDTSCON0
153
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
155
        // Modify Access to clear ENDINIT
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
158
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX); // enable CCY
161
162
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
163
164
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
165
        // Modify Access to set ENDINIT
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
167
168
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
169
170
171
        // CCU60 T12 configurations
172
        while((CCU60_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled
173
        CCU60 TCTR0.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                           // f T12 = f CCU6 / prescaler
        CCU60 TCTR0.U |= 0x2 << T12CLK BIT LSB IDX;
                                                           // f CCU6 = 50 MHz, prescaler = 1024
                                                                                                                       59 #define T12STR BTT LSB TDX
                                                           // f T12 = 48,828 Hz
176
        CCU60 TCTR0.U |= 0x1 << T12PRE BIT LSB IDX;
177
178
        CCU60 TCTR0.U &= ~(0x1 << CTM BIT LSB IDX);
                                                           // T12 auto reset when period match (PM) occur
179
180
181
        CCU60 TCTR4.U |= 0x1 << T12STR BIT LSB IDX;
                                                            // load T12PR from shadow register
182
183
        CCU60 T12.U = 0:
                                                        // clear T12 counter register
185
186
187
        // CCU60 T12 PM interrupt setting
188
        CCU60 INP.U &= ~(0x3 << INPT12 BIT LSB IDX);
                                                            // service request output SR0 selected
189
        CCU60 IEN.U |= 0x1 << ENT12PM BIT LSB IDX;
                                                            // enable T12 PM interrupt
190
191
192
        // SRC setting for CCU60
        SRC CCU6 CCU60 SR0.U &= ~(0xFF << SRPN BIT LSB IDX);
194
        SRC CCU6 CCU60 SR0.U |= 0x0B << SRPN BIT LSB IDX; // set priority 0x0B
195
196
        SRC_CCU6_CCU60_SR0.U &= ~(0x3 << TOS_BIT_LSB_IDX); // CPU0 service T12 PM interrupt
197
198
        SRC_CCU6_CCU60_SR0.U |= 0x1 << SRE_BIT_LSB_IDX;</pre>
                                                            // SR0 enabled
199
200
201
        // CCU60 T12 counting start
202
                                                           // T12 start counting
        CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
```

CCU60 레지스터 설정 - T12

- CCU60 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0002A00
- 2. 사용할 레지스터의 주소 찾기
 - T12 의 Offset Address = 0x20
 - → T12 레지스터 주소 = 0xF0002A00 + 0x20 = **0xF0002A20**

				SV, P	Reset	
Timer T12	related Registers					
T12	Timer 12 Counter Register	20 _H	J, SV	U, SV, P	Application Reset	26-33
T12PR	Timer 12 Period Register	24 _H	U, SV	U, SV, P	Application Reset	26-34
T12DTC	Dead-Time Control	28 _H	U, SV	U,	Application	26-37




CCU60 레지스터 설정 - T12

: Counter Value 초기화

- 레지스터 write 값 결정
 - T12 모듈의 counter 값을 초기화하기 위해 **T12CV 영역에 "0" write**

T12 레지스터 @ 0xF0002A20



Field	Bits	Type	Description
T12CV	[15:0]	rwh	Timer 12 Counter Value This register represents the 16-bit counter value of Timer12.
0	[31:16]	r	Reserved; Returns 0 if read; should be written with 0.




CCU60 레지스터 설정 - T12

```
150⊖ void initCCU60(void)
151 {
152
         // Password Access to unlock SCU WDTSCON0
153
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
154
155
156
        // Modify Access to clear ENDINIT
157
        SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
158
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
159
        CCU60_CLC.U &= ~(1 << DISR_BIT_LSB_IDX); // enable CCY
160
161
162
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
163
164
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
165
        // Modify Access to set ENDINIT
167
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
168
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
169
170
171
        // CCU60 T12 configurations
172
        while((CCU60_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled
173
174
         CCU60 TCTRO.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                             // f T12 = f CCU6 / prescaler
175
        CCU60 TCTRO.U |= 0x2 << T12CLK BIT LSB IDX;
                                                             // f CCU6 = 50 MHz, prescaler = 1024
176
        CCU60 TCTRO.U |= 0x1 << T12PRE BIT LSB IDX;
                                                             // f T12 = 48,828 Hz
177
178
         CCU60 TCTRO.U &= ~(0x1 << CTM BIT LSB IDX);
                                                             // T12 auto reset when period match (PM) occur
179
180
181
        CCU60 T12PR.U = 24414 - 1;
                                                         // PM interrupt freg. = f_T12 / (T12PR + 1)
182
        CCU60_TCTR4.U |= 0x1 << T12STR_BIT_LSB_IDX;
                                                             // load T12PR from shadow register
184
         CCU60 T12.U = 0;
                                                         // clear T12 counter register
185
186
187
         // CCU60 T12 PM interrupt setting
188
        CCU60_INP.U &= ~(0x3 << INPT12_BIT_LSB_IDX);
                                                             // service request output SR0 selected
189
        CCU60 IEN.U |= 0x1 << ENT12PM BIT LSB IDX;
                                                             // enable T12 PM interrupt
190
191
192
        // SRC setting for CCU60
        SRC CCU6 CCU60 SR0.U &= ~(0xFF << SRPN BIT LSB IDX);
        SRC CCU6 CCU60 SR0.U |= 0x0B << SRPN BIT LSB IDX; // set priority 0x0B
194
195
196
        SRC CCU6 CCU60 SR0.U &= ~(0x3 << TOS_BIT_LSB_IDX); // CPU0 service T12 PM interrupt
197
198
        SRC_CCU6_CCU60_SR0.U |= 0x1 << SRE_BIT_LSB_IDX;</pre>
                                                             // SR0 enabled
199
200
201
        // CCU60 T12 counting start
202
        CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
                                                             // T12 start counting
203 }
204
```

CCU60 레지스터 설정 - TCTR4

- 레지스터 write 값 결정
 - T12 의 counter 증가 동작을 시작하기 위해 **T12RS 영역에 "1"값을 write**

TCTR4 레지스터 @ 0xF0002A78



Field	Bits	Туре	Description
T12STR	6	w	Timer T12 Shadow Transfer Request
			1 _B STE12 is set, enabling the shadow transfer.
T12STD	7	w	Timer T12 Shadow Transfer Disable

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3687

Field	Bits	Type	Description				
T12RR 0 w		w	Timer T12 Run Reset Setting this bit clears the T12R bit. 0 _B T12R is not influenced. 1 _B T12R is cleared, T12 stops counting.				
T12RS	1	w	Timer T12 Run Set Setting this bit sets the T12R bit. O _B T12R is not influenced. 1 _B T12R is set, T12 starts counting.				
T12RES	2	W	Timer T12 Reset				



Lab8: CCU60 레지스터 설정 - TCTR4

: Timer Start를 맨마지막에 해야 함

```
150⊖ void initCCU60(void)
152
        // Password Access to unlock SCU_WDTSCON0
153
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
154
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
156
        // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
157
158
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
159
160
        CCU60_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);
161
162
        // Password Access to unlock SCU WDTSCON0
163
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        165
        // Modify Access to set ENDINIT
166
167
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
168
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
169
170
        // CCU60 T12 configurations
172
        while((CCU60 CLC.U & (1 << DISS BIT LSB IDX)) != 0);// wait until CCU60 module enabled
173
        CCU60 TCTR0.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                           // f T12 = f CCU6 / prescaler
        CCU60_TCTR0.U |= 0x2 << T12CLK_BIT_LSB_IDX;
                                                           // f CCU6 = 50 MHz, prescaler = 1024
176
        CCU60 TCTR0.U |= 0x1 << T12PRE BIT LSB IDX;
                                                           // f T12 = 48,828 Hz
177
178
        CCU60 TCTRO.U &= ~(0x1 << CTM BIT_LSB IDX);
                                                           // T12 auto reset when period match (PM) occur
179
180
181
        CCU60 T12PR.U = 24414 - 1;
                                                       // PM interrupt freg. = f T12 / (T12PR + 1)
182
                                                           // load T12PR from shadow register
        CCU60 TCTR4.U |= 0x1 << T12STR BIT LSB IDX;
183
184
        CCU60 T12.U = 0;
                                                       // clear T12 counter register
185
186
187
          CCU60 T12 PM interrupt setting
188
        CCU60 INP.U &= ~(0x3 << INPT12 BIT LSB IDX);
                                                           // service request output SR0 selected
189
        CCU60 IEN.U |= 0x1 << ENT12PM BIT LSB IDX;
                                                           // enable T12 PM interrupt
190
191
192
         // SRC setting for CCU60
193
        SRC CCU6 CCU60 SR0.U &= ~(0xFF << SRPN BIT LSB IDX);
194
        SRC_CCU6_CCU60_SR0.U |= 0x0B << SRPN_BIT_LSB_IDX; // set priority 0x0B
195
196
        SRC CCU6 CCU60 SR0.U &= ~(0x3 << TOS BIT LSB IDX); // CPU0 service T12 PM interrupt
197
198
         SRC CCU6 CCU60 SR0.U |= 0x1 << SRE BIT LSB IDX;
                                                           // SR0 enabled
199
200
201
        // CCU60 T12 counting start
202
        CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
                                                           // T12 start counting
203
```

타이머 인터럽트 발생 설정

60 #define T12RS_BIT_LSB_IDX

1

T12 Interrupt 사용 위한 레지스터 설정

: 인터럽트 Enable -> IEN 레지스터

- CCU60 레지스터 항목에서
 - IEN 레지스터 설정 필요
- CCU60 내부 T12 모듈이 Interrupt 를 생성할 수 있도록 enable 하기 위한 레지스터
- T12에서 period match가 발생할 때마다 Interrupt를 생성하기 위한 설정 필요




Figure 26-42 General Interrupt Structure

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3732



CCU60 레지스터 설정 - IEN

- CCU60 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0002A00
- 2. 사용할 레지스터의 주소 찾기
 - IEN □ Offset Address = 0xB0
 - → IEN 레지스터 주소 = 0xF0002A00 + 0xB0 = **0xF0002AB0**

Interrupt Status and Node Registers

IS	Interrupt Status Register	A0 _H	U, SV	U,SV, P	Application Reset	26-98
ISS	Interrupt Status Set Register	A4 _H	U, SV	U, SV, P	Application Reset	26-101
ISR	Interrupt Status Reset Register	A8 _H	U, SV	U, SV, P	Application Reset	26-103
INP	P Interrupt Node Pointer Register			U, SV, P	Application Reset	26-108
IEN	Interrupt Node Pointer Register	B0 _H	U, SV	U, SV, P	Application Reset	26-105
	•	-				-

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3643





CCU60 레지스터 설정 - IEN

: Timer Interrupt 발생하도록 설정

- 3. 레지스터 write 값 결정
 - T12 모듈에서 Period Match 가 발생할 때마다 Interrupt를 생성하도록 enable 하기 위해 **ENT12PM 영역에 "1"값을 write**

<u>IEN 레지스터 @ 0xF0002AB0</u>

iter	rupt E	nabl	e Reg	jister			(B	0 _H)			Res	et Va	lue: 0	0000	0000
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	'			•				0	'			'	'	'	
								r							
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
10						_	_			_					_
EN	EN IDLE	EN WHE	EN CHE	0	EN TRP F	EN T13 PM	EN T13 CM	EN T12 PM	EN T12 OM	CC 62F	CC 62R	CC 61F	CC 61R	CC 60F	CC 60R

Field	Bits	Туре	Description
ENT12OM	6	rw	Enable Interrupt for T12 One-Match 0 _B No interrupt will be generated if the set condition for bit T12OM in register IS occurs. 1 _B An interrupt will be generated if the set condition for bit T12OM in register IS occurs. The service request output that will be activated is selected by bit field INPT12.
ENT12PM			for hit TAODA in project on 10 comme
			1 _B An interrupt will be generated if the set condition for bit T12PM in register IS occurs. The service request output that will be activated is selected by bit field INPT12.
ENT13CM	8	rw	Enable Interrupt for T13 Compare-Match




Figure 26-42 General Interrupt Structure

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3741

Lab9: CCU60 레지스터 설정 - IEN

```
150⊖ void initCCU60(void)
152
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
         while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
155
156
        // Modify Access to clear ENDINIT
        SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX);
                                                   // enable CCY
161
162
        // Password Access to unlock SCU WDTSCON0
        SCU_WDTCPU0_CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
         while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
165
         // Modify Access to set ENDINIT
167
         SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked</pre>
169
170
171
        // CCU60 T12 configurations
         while((CCU60_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled
173
174
        CCU60 TCTR0.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                            // f T12 = f CCU6 / prescaler
175
        CCU60 TCTRO.U |= 0x2 << T12CLK BIT LSB IDX;
                                                            // f CCU6 = 50 MHz, prescaler = 1024
176
        CCU60 TCTRO.U |= 0x1 << T12PRE BIT LSB IDX;
                                                            // f T12 = 48,828 Hz
177
178
         CCU60 TCTRO.U &= ~(0x1 << CTM BIT LSB IDX);
                                                             // T12 auto reset when period match (PM) occur
179
180
         CCU60 T12PR.U = 24414 - 1;
                                                         // PM interrupt freq. = f T12 / (T12PR + 1)
        CCU60 TCTR4.U |= 0x1 << T12STR BIT LSB IDX;
                                                             // load T12PR from shadow register
184
        CCU60 T12.U = 0;
                                                         // clear T12 counter register
185
186
187
        // CCU60 T12 PM interrupt setting
188
        CCU60 TNP.U &= ~(0x3 << TNPT12 BTT LSB TDX):
189
       CCU60 IEN.U |= 0x1 << ENT12PM BIT LSB IDX;
                                                             // enable T12 PM interrupt
190
191
192
        // SRC setting for CCU60
193
        SRC CCU6 CCU60 SR0.U &= ~(0xFF << SRPN BIT LSB IDX);
194
         SRC CCU6 CCU60 SR0.U |= 0x0B << SRPN BIT LSB IDX; // set priority 0x0B
195
196
        SRC CCU6 CCU60 SR0.U &= ~(0x3 << TOS BIT LSB IDX); // CPU0 service T12 PM interrupt
197
198
        SRC_CCU6_CCU60_SR0.U |= 0x1 << SRE_BIT_LSB_IDX;</pre>
                                                             // SR0 enabled
199
200
201
        // CCU60 T12 counting start
202
        CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
                                                             // T12 start counting
203 }
```

```
62 #define ENT12PM BIT LSB IDX
                                        7
63
```

HYUNDAI

T12 Interrupt 사용 위한 레지스터 설정

: 발생된 인터럽트를 출력으로 연결 - INP레지스터

- CCU60 레지스터 항목에서
 - INP 레지스터 설정 필요
- CCU60 T12 모듈에서 발생한 Interrupt 를 SRO 노드로 연결하기 위한 레지스터 설정
- T12에서 발생한 period match Interrupt를
 4개의 Node Pointer SR0-3 중, SR0에
 연결하기 위한 설정 필요





Figure 26-42 General Interrupt Structure



3-43 Interrupt Sources and Events

CCU60 레지스터 설정 - INP

- CCU60 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0002A00
- 2. 사용할 레지스터의 주소 찾기
 - INP □ Offset Address = OxAC
 - → INP 레지스터 주소 = 0xF0002A00 + 0xAC = 0xF0002AAC

Interrupt Status and Node Registers

IS	Interrupt Status Register	A0 _H	U, SV	U,SV, P	Application Reset	26-98
ISS	Interrupt Status Set Register	A4 _H	U, SV	U, SV, P	Application Reset	26-101
ISR	Interrupt Status Reset Register	A8 _H	U, SV	U, SV, P	Application Reset	26-103
INP	Interrupt Node Pointer Register	AC _H	U, SV	U, SV, P	Application Reset	26-108
IEN	interrupt Node Pointer Register	BU _H	U, SV	U, SV, P	Application Reset	26-105

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3643






CCU60 레지스터 설정 - INP

- 레지스터 write 값 결정
 - T12 모듈에서 발생하는 Period Match Interrupt를 Interrupt Router (IR)에 전달할 때, SRO Node로 전달하기 위해 Node Pointer 설정 필요
 - INPT12 영역에 0x0 값을 write (SR0 이므로 "0"값)

INP 레지스터 @ 0xF0002AAC



			Coding see INPCC6x.
INPT12	[11:10]	rw	Interrupt Node Pointer for Timer12 Interrupts
			This bit field defines the service request output activated due to a set condition for bit T12OM (if enabled by bit ENT12OM) or for bit T12PM (if enabled by bit ENT12PM). Coding see INPCC6x.

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3744




Figure 26-42 General Interrupt Structure

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3732





Lab10: CCU60 레지스터 설정 - INP

```
150⊖ void initCCU60(void)
152
        // Password Access to unlock SCU WDTSCON0
153
         SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
         while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
155
156
        // Modify Access to clear ENDINIT
157
         SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
158
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
159
         CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX);
160
                                                   // enable CCY
161
162
        // Password Access to unlock SCU WDTSCON0
         SCU_WDTCPU0_CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
164
         while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
165
166
         // Modify Access to set ENDINIT
167
         SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
168
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked</pre>
169
170
171
        // CCU60 T12 configurations
172
         while((CCU60_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled
173
174
         CCU60 TCTRO.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                             // f T12 = f CCU6 / prescaler
175
         CCU60 TCTRO.U |= 0x2 << T12CLK BIT LSB IDX;
                                                            // f CCU6 = 50 MHz, prescaler = 1024
176
        CCU60 TCTRO.U |= 0x1 << T12PRE BIT LSB IDX;
                                                             // f T12 = 48,828 Hz
177
178
         CCU60 TCTRO.U &= ~(0x1 << CTM BIT LSB IDX);
                                                             // T12 auto reset when period match (PM) occur
179
180
         CCU60 T12PR.U = 24414 - 1;
181
                                                         // PM interrupt freq. = f T12 / (T12PR + 1)
182
         CCU60_TCTR4.U |= 0x1 << T12STR_BIT_LSB_IDX;
                                                             // load T12PR from shadow register
183
184
         CCU60 T12.U = 0;
                                                         // clear T12 counter register
185
186
187
188
        CCU60 INP.U &= ~(0x3 << INPT12 BIT LSB IDX);
                                                             // service request output SR0 selected
189
        CCU60 IEN.U |= 0x1 << ENT12PM BIT LSB IDX;
                                                             // enable T12 PM interrupt
190
191
192
        // SRC setting for CCU60
193
         SRC CCU6 CCU60 SR0.U &= ~(0xFF << SRPN BIT LSB IDX);
194
        SRC CCU6 CCU60 SR0.U |= 0x0B << SRPN BIT LSB IDX; // set priority 0x0B
195
196
         SRC CCU6 CCU60 SR0.U &= ~(0x3 << TOS BIT LSB IDX); // CPU0 service T12 PM interrupt
197
198
         SRC_CCU6_CCU60_SR0.U |= 0x1 << SRE_BIT_LSB_IDX;</pre>
                                                             // SR0 enabled
199
200
        // CCU60 T12 counting start
202
         CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
                                                             // T12 start counting
203 }
```


```
61 #define INPT12 BIT LSB IDX
                                       10
62 #define ENT12PM BIT LSB IDX
63
```





T12 Interrupt를 Interrupt Router로 전달위한 레지스터 설정

: CCU60SR0 레지스터 설정



Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3783

01681[0.15 1	01GB1[0.15] 0CD9		OCDO Higger Bus I		
SR0	Interrupt Router: SRC_CCU60SR0	0	CCU60 Service Request 0		

- SRC 레지스터 항목에서
 - CCU60SRO 레지스터 설정 필요
- CCU60 T12 모듈에서 생성된 Interrupt를 특정 CPU에 연결하기 위해 Interrupt Router (IR) 설정
- T12 PM Interrupt에 Interrupt 고유 ID 부여 및 CPU0에서 처리하도록 설정

3-43 Interrupt Sources and Events

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.3733





SRC 레지스터 설정 - CCU60SR0

생성된 인터럽트의 ID부여 및 cpu 할당

- 1. SRC 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address)
 - = 0xF0038000

Interrupt Kouter (IK)	F003 7000 _H -	4 Kbvte	access	access
Interrupt Router (IR) SRC Registers	H	B Kbyte	access	access
Port 00	E003 A000	256	access	access
	F003 A0FF _H	byte		

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.230

- 2. 사용할 레지스터의 주소 찾기
 - 2개의 CCU6 모듈 중, 0번째 CCU6 모듈 사용하므로 CCU6"0" (m = 0)
 - CCU60SR0 의 Offset Address = 0x420 + (m * 0x10) = 0x420
 - → CCU60SR0 레지스터 주소 = 0xF0038000 + 0x420 = **0xF0038420**

-	-	Reserved	0400 _H -	DE	DE	-	-
SRC_CCU6 mSR0	CCU6 m	CCU6 m Service Request 0 (m = 0-1)	0420 _H + (m × 10 _H)	U, SV	SV, P0, P1	3	89 + m*4
SRC CCU6	CCU6	CCU6 m Service Request 1	0424 _H +	J _{U,}	SV,	3	90+
mCD4		/m = 0.4\	/m v 10	CV	חח		m*1


Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.1572



SRC 레지스터 설정 - CCU60SR0

생성된 인터럽트의 ID부여 및 cpu 할당

- 레지스터 write 값 결정
 - Interrupt 의 우선순위 및 SW에서 ISR을 고유하게 인식하기 위한 ID 설정을 위해 SRPN 영역의 값을 0xB 로 설정 (임의의 값)
 - Interrupt 를 enable 하기 위해 SRE 영역의 값을 "1" 으로 설정
 - Interrupt 를 CPU0에서 처리하기 위해 TOS 영역의 값을 "O" 으로 설정



Field	Bits	Туре	Description
SRPN	[7:0]	rw	Service Request Priority Number 00 _H Service request is on lowest priority 01 _H Service request is one before lowest priority FF _H Service request is on highest priority Note: For a CPU 01H is the lowest priority as 00H is never serviced. For the DMA 00H triggers channel 0
SRE	10	rw	Service Request Enable 0. Service request is disabled
			1 _B Service request is enabled
TOS	[12:11]	rw	Type of Service Control O _H CPU0 service is initiated I _H CPU1 service is initiated 2 _H CPU2 service is initiated 3 _H DMA service is initiated




Figure 16-1 Block Diagram of the TC27x Interrupt System

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.1518

Lab11: SRC 레지스터 설정 - CCU60SR0

Interrupt 설정

```
150⊖ void initCCU60(void)
 152
         // Password Access to unlock SCU WDTSCON0
 153
         SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
 154
         while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
 155
 156
         // Modify Access to clear ENDINIT
         SCU_WDTCPU0_CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
 157
 158
         while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
 159
 160
         CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX); // enable CCY
 161
 162
         // Password Access to unlock SCU WDTSCON0
 163
         SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
 164
         while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
 165
         // Modify Access to set ENDINIT
 167
         SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
 168
         while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
 169
 170
 171
         // CCU60 T12 configurations
 172
         while((CCU60_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled
 173
 174
         CCU60 TCTR0.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                              // f T12 = f CCU6 / prescaler
 175
         CCU60 TCTRO.U |= 0x2 << T12CLK BIT LSB IDX;
                                                              // f CCU6 = 50 MHz, prescaler = 1024
 176
         CCU60 TCTRO.U |= 0x1 << T12PRE BIT LSB IDX;
                                                              // f T12 = 48,828 Hz
 177
 178
         CCU60 TCTRO.U &= ~(0x1 << CTM BIT LSB IDX);
                                                              // T12 auto reset when period match (PM) occur
 179
 180
 181
         CCU60 T12PR.U = 24414 - 1;
                                                          // PM interrupt freg. = f_T12 / (T12PR + 1)
         CCU60_TCTR4.U |= 0x1 << T12STR_BIT_LSB_IDX;
                                                              // load T12PR from shadow register
 183
         CCU60 T12.U = 0;
                                                          // clear T12 counter register
 185
 186
 187
         // CCU60 T12 PM interrupt setting
 188
         CCU60 INP.U &= ~(0x3 << INPT12 BIT LSB IDX);
                                                              // service request output SR0 selected
 189
         CCU60_IEN.U |= 0x1 << ENT12PM_BIT_LSB_IDX;
                                                              // enable T12 PM interrupt
 190
 191
 192
         // SRC setting for CCU60
 193
         SRC CCU6 CCU60 SR0.U &= ~(0xFF << SRPN BIT LSB IDX);
 194
         SRC CCU6 CCU60 SR0.U |= 0x0B << SRPN BIT LSB IDX; // set priority 0x0B
 195
 196
         SRC_CCU6_CCU60_SR0.U &= ~(0x3 << TOS_BIT_LSB_IDX); // CPU0 service T12 PM interrupt
 197
 198
         SRC_CCU6_CCU60_SR0.U |= 0x1 << SRE_BIT_LSB_IDX;</pre>
                                                              // SR0 enabled
 199
 200
 201
         // CCU60 T12 counting start
 202
         CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
                                                              // T12 start counting
203 }
```

```
48 // SRC registers
49 #define SRPN_BIT_LSB_IDX
   #define TOS BIT LSB IDX
   #define SRE BIT LSB IDX
52
```

Bit Slice Index 정의

레지스터에 값을 write할 때 shift되는 offset을 쉽게 사용하기 위한 define 작성

```
30
                                                    헤더 파일 참조 추가
   #include "IfxCcu6 reg.h"
31
32
   // Port registers
   #define PC1 BIT LSB IDX
   #define PC2 BIT LSB IDX
   #define P1 BIT LSB IDX
   #define P2 BIT LSB IDX
38
   // SCU registers
   #define LCK BIT LSB IDX
   #define ENDINIT BIT LSB IDX
   #define EXISO BIT LSB IDX
   #define FEN0_BIT_LSB_IDX
   #define EIEN0 BIT LSB IDX
                                      11
   #define INP0 BIT LSB IDX
                                      12
   #define IGP0 BIT LSB IDX
                                      14
47
   // SRC registers
   #define SRPN BIT LSB IDX
   #define TOS BIT LSB IDX
                                      11
   #define SRE BIT LSB IDX
                                      10
52
   // CCU60 registers
   #define DISS BIT LSB IDX
   #define DISR BIT LSB IDX
   #define CTM BIT LSB IDX
   #define T12PRE BIT LSB IDX
                                                    CCU60 레지스터 bit shift offset index
   #define T12CLK_BIT_LSB_IDX
   #define T12STR BIT LSB IDX
                                      6
   #define T12RS BIT LSB IDX
   #define INPT12 BIT LSB IDX
                                      10
   #define ENT12PM BIT LSB IDX
63
                         🔲 AI-SOC Lab 😂 🖰
```

최종 Timer 준비 코드

CCU60 모듈 및 Interrupt 사용을 위한 초기화 함수 initCCU60()

```
150⊖ void initCCU60(void)
152
        // Password Access to unlock SCU WDTSCON0
153
        SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
155
156
        // Modify Access to clear ENDINIT
157
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);</pre>
158
                                                                      // wait until locked
159
160
        CCU60 CLC.U &= ~(1 << DISR BIT LSB IDX);
161
162
        // Password Access to unlock SCU WDTSCON0
163
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
164
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
165
166
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
167
168
        while((SCU WDTCPU0 CONO.U & (1 << LCK BIT LSB IDX)) == 0); // wait until locked
169
170
171
        // CCU60 T12 configurations
172
        while((CCU60 CLC.U & (1 << DISS BIT LSB IDX)) != 0);// wait until CCU60 module enabled
173
        CCU60 TCTR0.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                            // f T12 = f CCU6 / prescaler
175
        CCU60 TCTRO.U |= 0x2 << T12CLK BIT LSB IDX;
                                                            // f CCU6 = 50 MHz, prescaler = 1024
176
        CCU60 TCTR0.U |= 0x1 << T12PRE BIT LSB IDX;
                                                            // f T12 = 48,828 Hz
177
178
        CCU60 TCTRO.U &= ~(0x1 << CTM BIT_LSB IDX);
                                                             // T12 auto reset when period match (PM) occur
179
180
181
        CCU60 T12PR.U = 24414 - 1;
                                                         // PM interrupt freg. = f T12 / (T12PR + 1)
182
        CCU60 TCTR4.U |= 0x1 << T12STR BIT LSB IDX;
                                                            // load T12PR from shadow register
183
184
        CCU60 T12.U = 0;
                                                        // clear T12 counter register
185
186
        // CCU60 T12 PM interrupt setting
        CCU60 INP.U &= ~(0x3 << INPT12 BIT LSB IDX);
                                                            // service request output SR0 selected
189
        CCU60 IEN.U |= 0x1 << ENT12PM BIT LSB IDX;
                                                            // enable T12 PM interrupt
190
191
192
        // SRC setting for CCU60
193
        SRC_CCU6_CCU60_SR0.U &= ~(0xFF << SRPN_BIT_LSB_IDX);</pre>
194
        SRC_CCU6_CCU60_SR0.U |= 0x0B << SRPN_BIT_LSB_IDX; // set priority 0x0B
195
196
        SRC CCU6 CCU60 SR0.U &= ~(0x3 << TOS BIT LSB IDX); // CPU0 service T12 PM interrupt
197
198
        SRC CCU6 CCU60 SR0.U |= 0x1 << SRE BIT LSB IDX;
                                                             // SR0 enabled
199
200
201
        // CCU60 T12 counting start
202
        CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
                                                             // T12 start counting
203
```

SW <u>프로그</u>래밍

레지스터 주소 확인

CCU60 모듈 및 Interrupt 사용을 위한 초기화 함수 initCCU60()

```
150⊖ void initCCU60(void)
152
         // Password Access to unlock SCU WDTSCON0
153
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
154
         while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
155
156
        // Modify Access to clear ENLINIT
157
        SCU WDTCPU0 CON0.U = ((SCU_WTTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
158
         while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);</pre>
                                                                      // wait until locked
159
160
        CCU60_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);
                                                  // enable CCY
161
162
         // Password Access to unlock SCU_WDTSCON0
163
        SCU_WDTCPU0_CON0.U = ((SCU_WC_TCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
164
         while((SCU WDTCPU0 CON0.U & 1 << LCK BIT LSB IDX)) != 0); // wait until unlocked
165
166
        // Modify Access to set ENDINIT
167
        SCU WDTCPU0 CONO.U = ((SCU WLTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
168
         while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0); // wait until locked
169
```

AURIX에서 제공하는 헤더파일의 레지스터 주소 확인

- 레지스터 이름 ctrl + left click

```
351
352 /** \brief 100, CPU WDT Control Register 0 */
353 #define SCU WDTCPU0 CON0 /*lint --e(923)*/ (*(volatile Ifx SCU WDTCPU CON0))0xF0036100u
355⊖ /** Alias (User Manual Name) for SCU WDTCPU0 CON0.
356 * To use register names with standard convension, please use SCII WINTERIA CONV
```

CCU60 CLC

```
103 /** \brief 0, Clock Control Register */
104 #define CCU60 CLC /*lint --e(923)*/ (*(volatile Ifx_CCU6_CL(*)0xF0002A00u)
106 /** \brief 64, Compare State Modification Register */
     #dofine couga commonte /*list = 0/000\*/ /*/volotile The coug commonte*\a
```



SW <u>프로그</u>래밍

레지스터 주소 확인

CCU60 모듈 및 Interrupt 사용을 위한 초기화 함수 initCCU60()

```
// CCU60 T12 configurations
         while((CCU60 CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled
173
174
         CCU60 TCTR0.U &= ~(0x7
175
         CCU60 TCTR0.U |= 0x2 < T12CLK BIT LSB IDX;
                                                             // f CCU6 = 50 MHz, prescaler = 1024
176
         CCU60 TCTR0.U |= 0x1 < T12PRE BIT LSB IDX;
                                                             // f T12 = 48,828 Hz
177
178
         CCU60 TCTR0.U &= ~(0x1 << CTM BIT LSB IDX);
                                                             // T12 auto reset when period match (PM) occur
179
180
181
                                                         // PM interrupt freq. = f_T12 / (T12PR + 1)
         CCU60 T12PR.U = 24414 -1;
182
         CCU60 TCTR4.U |= 0x1 & T12STR BIT LSB IDX;
                                                             // load T12PR from shadow register
183
184
                                                         // clear T12 counter register
         CCU60 T12.U = 0;
185
186
187
         // CCU60 T12 PM interrupt setting
188
         CCU60_INP.U &= ~(0x3 < INPT12_BIT_LSB_IDX);
                                                             // service request output SR0 selected
189
         CCU60 IEN.U |= 0x1 << ENT12PM BIT LSB IDX;
                                                             // enable T12 PM interrupt
```

CCU60_TCTR0

```
196 /** \brief 70, Timer Control Register 0 */
197 #define CCU60 TCTR0 /*lint --e(923)*/ (*(volatile Ifx CCU6 TCTF0*)0xF0002A70u)
199 /** \brief 74, Timer Control Register 2 */
    #dofing couga Total /*lin+ 0/022/*/ /*/wala+ilo Tfv coug Total*\aveaga24740
```

```
CCOOM ITSUBLE / TILL --C(257) / ( ANTWITTE TIY COOM ITSUBLE TAY MANAGEMORY
187 /** \brief 24, Timer 12 Period Register */
188 #define CCU60 T12PR /*lint --e(923)*/ (*(volatile Ifx CCU6 T12PR*)0xF0002A24u)
190 /** \brief 50, Timer T13 Counter Register */
101 #define CCHER T12 /*lint --e/022)*/ /*/volatile Tfv CCHE T12*\0vE0002AEQu\
```

```
#UETINE CCUO ICIKZ / IINC --E(925)'/ ('(VOIACIIE IIX CCUO ICIKZ')BXF0000ZA/4U)
202 /** \brief 78, Timer Control Register 4 */
203 #define CCU60 TCTR4 /*lint --e(923)*/ (*(volatile Ifx CCU6 TCTR4*)0xF0002A78u)
205 /** \brief 84, Trap Control Register */
    #define cours TDDCTD /*lint c/022\*/ /*/veln+ile Tfv cour TDDCTD*\0x50002084/
```

```
176 #define CCU60 PSLR /*lint --e(923)*/ (*(volatile Ifx CCU6 PSLR*)0xF0002A88u)
178 /** \brief 20, Timer T12 Counter Register */
179 #define CCU60 T12 /*lint --e(923)*/ (*(volatile Ifx CCU6 T12*)0xF0002A20u)
181 /** \brief 28, Dead-Time Control Register for Timer12 */
182 #define CCU60_T12DTC /*lint --e(923)*/ (*(volatile Ifx_CCU6_T12DTC*)0xF0002A2
```

```
121 /** \brief AC, Interrupt Node Pointer Register */
122 #define CCU60 INP /*lint --e(923)*/ (*(volatile Ifx CCU6 INP*)0xF0002AACu)
124 /** \brief A0, Interrupt Status Register */
125 #define CCURA TS /*lint --e/923\*/ (*/volatile Tfv CCUR TS*\AvFAAA2\au
```



SW 프로그래밍

레지스터 주소 확인

CCU60 모듈 및 Interrupt 사용을 위한 초기화 함수 initCCU60()

```
// SRC setting for CCU50
                        WOVEE CO SEPN RIT ISE TOXY
SRC CCU6 CCU60 SR0.U &=
SRC CCU6 CCU60 SR0.U
                        0x0B << SRPN BIT LSB IDX;</pre>
                                                     // set priority 0x0B
SRC_CCU6_CCU60_SR0.U &= ~(0x3 << TOS_BIT_LSB_IDX); // CPU0 service T12 PM interrupt
                                                     // SR0 enabled
SRC CCU6 CCU60 SR0.U = 0x1 << SRE BIT LSB IDX;
// CCU60 T12 counting start
CCU60 TCTR4.U = 0x1 << T12RS BIT LSB IDX;
                                                     // T12 start counting
```

CCU60 IEN

```
115 /** \brief B0, Interrupt Enable Register */
116 #define CCU60 IEN /*lint --e(923)*/ (*(volatile Ifx CCU6 IEN*)0xF0002AB0u)
118 /** \brief 98, Input Monitoring Register */
119 #define CCU60 TMON /*lint --e(923)*/ (*(volatile Tfx CCU6 TMON*)0xF0002A98u)
```

SRC CCU60SR0

```
307 /** \brief 420, CCU6 Service Request 0 */
 308 #define SRC CCU6 CCU60 SR0 /*lint --e(923)*/ (*(volatile Ifx SRC $RCR*)0xF0038420u)
 310⊖ /** Alias (User Manual Name) for SRC_CCU6_CCU60_SR0.
311 * To use register names with standard convension, please use SRC CCU6 CCU60 SR0.
```



SW 프로그래

레지스터 보호 해제 및 잠금 과정

CCU60 모듈 및 Interrupt 사용을 위한 초기화 함수 initCCU60()

```
PW[7:2] 반전시켜
150⊖ void initCCU60(void)
                         레지스터 read
                                                                              ENDINIT set
                                                        LCK bit clear
                                                                                                             Lock 상태를 해제하기 위한
       // Password Access to
153
       SCU WDTCPU0 CON0.U = ((SCU WDTCPU0 CON0.U ^{\circ} 0xFC) &
                                                    (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);</pre>
                                                           7/ wait until unlocked
LCK bit "0" 될
       while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);
                                                                                                             Password Access
155
       // Modify Access to clear ENDINIT
                                                                                                             Safety ENDINIT clear 위한
157
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
158
       while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
                                                           // wait until locked
159
                                                                                                             Modify Access
160
       CCU60_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);
162
       // Password Access to unlock SCU WDTSCON0
                                                                                                             Lock 상태를 해제하기 위한
       SCU WDTCPUØ CONØ.U = ((SCU WDTCPUØ CONØ.U ^ ØxFC) & ~1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
163
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0), // Mait until unlocked
165
                                                                                                             Password Access
166
       // Modify Access to set ENDINIT
167
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
168
       while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
                                                                                                             Safety ENDINIT set 위한
169
                                                                                                             Modify Access
                                                            ENDINIT set
```



SW <u>프로그</u>래

CCU60 모듈 및 Interrupt 사용을 위한 초기화 함수 *initCCU60()*

```
171
         // CCU60 T12 configurations
172
         while((CCU60_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0);// wait until CCU60 module enabled
173
174
         CCU60 TCTRO.U &= ~(0x7 << T12CLK BIT LSB IDX);
                                                             // f T12 = f CCU6 / prescaler
         CCU60 TCTRO.U |= 0x2 << T12CLK BIT LSB IDX;
                                                             // f CCU6 = 50 MHz, prescaler = 1024
176
         CCU60_TCTR0.U |= 0x1 << T12PRE_BIT_LSB_IDX;
                                                             // f T12 = 48,828 Hz
177
178
         CCU60 TCTR0.U &= ~(0x1 << CTM BIT LSB IDX);
                                                             // T12 auto reset when period match (PM) occur
179
180
181
                                                         // PM interrupt freq. = f T12 / (T12PR + 1)
         CCU60 T12PR.U = 24414 - 1;
         CCU60 TCTR4.U |= 0x1 << T12STR BIT LSB IDX;
                                                             // load T12PR from shadow register
183
184
         CCU60 T12.U = 0;
                                                         // clear T12 counter register
185
```

CCU60 - T12 모듈 설정

- CCU60 모듈 enable
- CCU60 모듈에 입력되는 clock 주파수 기반 T12 모듈 clock 주파수 설정
- Counter 가 Period 값과 일치하면 자동으로 counter 리셋 후 증가 시작
- 원하는 PM Interrupt 발생 빈도에 따른 period 값 설정
- T12 counter 레지스터 값 0으로 초기화



SW 프로그래밍

CCU60 모듈 및 Interrupt 사용을 위한 초기화 함수 *initCCU60()*

```
// CCU60 T12 PM interrupt setting
         CCU60 INP.U &= ~(0x3 << INPT12 BIT LSB IDX);
                                                             // service request output SR0 selected
189
         CCU60_IEN.U |= 0x1 << ENT12PM_BIT_LSB_IDX;
                                                             // enable T12 PM interrupt
190
192
         // SRC setting for CCU60
193
         SRC CCU6 CCU60 SR0.U &= ~(0xFF << SRPN BIT LSB IDX);
         SRC_CCU6_CCU60_SR0.U |= 0x0B << SRPN_BIT_LSB_IDX; // set priority 0x0B
195
196
         SRC_CCU6_CCU60_SR0.U &= ~(0x3 << TOS_BIT_LSB_IDX); // CPU0 service T12 PM interrupt
197
198
         SRC CCU6 CCU60 SR0.U |= 0x1 << SRE BIT LSB IDX;
199
200
         // CCU60 T12 counting start
         CCU60 TCTR4.U = 0x1 << T12RS_BIT_LSB_IDX;
                                                             // T12 start counting
203 }
```

CCU60 T12 counter 증가 시작

CCU60 - T12 Interrupt 설정

Interrupt 로 SRO 사용하도록 설정

T12 모듈에서 PM Interrupt enable

SRC 에서 CCU60 에 해당하는 Interrupt Router (IR) 설정

- Interrupt의 우선순위 설정
- Interrupt의 처리를 CPUO이 맡도록 설정
- Interrupt가 발생하도록 enable



ISR 함수 설정

CCU60 내부의 T12 모듈 PM Interrupt 발생 시 호출되는 ISR 함수 작성

```
실습에서 사용했던
72⊖ // interrupt(0x0A) vector table(0)
                                                                                                     ERUO ISR()
73 //void ERU0 ISR(void)
74 //{
                                                                                                     함수 주석처리
75 //
       P10 OUT.U ^= 0x1 << P1 BIT LSB IDX; // toggle P10.1 (LED D12 RED)
76
  //}
77
                                            OxOB 고유 Interrupt ID를 가지며, CPUO에서 처리
79@ void CCU60 T12 ISR(void)
80
                                                               ──→ P10.2 핀의 출력 toggle
81
     P10_OUT.U ^= 0x1 << P2_BIT_LSB_IDX; // toggle P10.2 (LED D13 BLUE)
82 }
83
2/1
```


• 이제 main 함수 while 내에는 아무 코드도 필요하지 않음

```
85⊖ int core0 main(void)
86 {
87
        IfxCpu enableInterrupts();
88
89⊜
        /* !!WATCHDOGØ AND SAFETY WATCHDOG ARE DISABLED HERE!!
 90
         * Enable the watchdogs and service them periodically if it is required
91
92
        IfxScuWdt disableCpuWatchdog(IfxScuWdt getCpuWatchdogPassword());
93
        IfxScuWdt disableSafetyWatchdog(IfxScuWdt getSafetyWatchdogPassword());
94
95
        /* Wait for CPU sync event */
96
        IfxCpu_emitEvent(&g_cpuSyncEvent);
97
        IfxCpu waitEvent(&g cpuSyncEvent, 1);
98
99
        //initERU();
                                      → 초기화 함수 호출
100
        initCCU60();
101
        initLED();
102
        //initButton();
103
104
        while(1)
105
106
107
        return (1);
```

GPIO Interrupt 실습에서 사용했던 initERU() initButton() 함수 주석처리 **GPIO** Interrupt

Build 및 Debug


- 프로젝트 빌드 (ctrl + b)
- 디버그 수행하여 보드에 실행 파일 flash






동작 확인

LED BLUE가 0.5초 주기로 toggle 하는 모습 확인 가능







보충Lab: 버튼 P02.1핀 누르면 blink 속도증가

: P02.1 포트 입력 활성화 및 외부 인터럽트 지정

```
int core0_main(void)
    IfxCpu_enableInterrupts();
    /* !!WATCHDOGO AND SAFETY WATCHDOG ARE DISABLED HERE!!
    * Enable the watchdogs and service them periodically if it is required
    IfxScuWdt_disableCpuWatchdog(IfxScuWdt_getCpuWatchdogPassword());
    IfxScuWdt_disableSafetyWatchdog(IfxScuWdt_getSafetyWatchdogPassword());
    /* Wait for CPU sync event */
    IfxCpu_emitEvent(&g_cpuSyncEvent);
    IfxCpu_waitEvent(&q_cpuSyncEvent, 1);
    initERU();
    initCCU60();
                        P02.1 포트 입력 활성화 및
    initLED():
                        외부 인터럽트 설정
    initButton();
   while(1)
   return (1);
```

HYUNDAI

보충Lab: 버튼 P02.1핀 누르면 blink 속도증가

: P02.1 포트 입력 활성화 및 외부 인터럽트 지정 (Rising 및 Falling모두)

```
void initButton(void)
   P02 IOCRO.U &= ~(Ox1F << PC1 BIT LSB IDX);
   P02_IOCRO.U |= 0x02 << PC1_BIT_LSB_IDX;
```

P02.1핀에 대해 Rising 및 Falling 인터럽트 수신 준비

```
void initERU(void)
   // ERU setting
    SCU EICR1.U &= ~(0x7 << EXISO_BIT_LSB_IDX);
    SCU_EICR1.U |= (0x1 << EXISO_BIT_LSB_IDX);
    SCU_EICR1.U |= 0x1 << FENO_BIT_LSB_IDX;
   SCU_EICR1.U |= 0x1
                         << RENO_BIT_LSB_IDX;
   SCU_EICR1.U |= 0x1
                         << EIENO_BIT_LSB_IDX;
   SCU_EICR1.U &= ~(0x7 << INPO_BIT_LSB_IDX);
   SCU_IGCRO.U &= ~(0x3 << IGPO_BIT_LSB_IDX);
    SCU IGCRO.U |= 0x1 << IGPO BIT LSB IDX;
    // SRC Interrupt setting
   SRC_SCU_SCU_ERUO.U &= ~(0xFF << SRPN_BIT_LSB_IDX);</pre>
   SRC_SCU_SCU_ERUO.U |= 0x0A
                                 << SRPN_BIT_LSB_IDX;
   SRC_SCU_SCU_ERUO.U &= ~(0x3 << TOS_BIT_LSB_IDX);</pre>
    SRC_SCU_SCU_ERUO.U |= 1
                                 << SRE_BIT_LSB_IDX;
```



보충Lab: 버튼 P02.1핀 누르면 blink 속도증가

: 버튼 눌렸을때/땔때 Timer Period 값 다르게 수정


```
__interrupt(0x0A) __vector_table(0)
void ERU0_ISR(void)
   // button status check
   if((P02_IN.U & (0x1 << P1_BIT_LSB_IDX)) == 0) // button pushed
      P10_0UT.B.P1 = 0x1;
                             // PM interrupt freq. = f_T12 / (T12PR + 1)
      CCU60_{T12}PR.U = 12207 - 1;
      CCU60_TCTR4.U |= 0x1 << T12STR_BIT_LSB_IDX; // load T12PR from shadow register
   else
                                          // button released
      P10_0UT.B.P1 = 0x0;
      __interrupt(0x0B) __vector_table(0)
void CCU60_T12_ISR(void)
   P10_OUT.U ^= Ox1 << P2_BIT_LSB_IDX; // toggle P10.2 (LED D13 BLUE)
```

보충 Lab: ISR함수 실행하는 세션을 관리

- ISR함수 호출할때마다 항상 새로 호출하는 것과 같다. (로컬 변수는 다 지워지므로)
- 따라서 static변수를 사용하면, ISR 호출하는 순서관계를 관리할 수 있다.


```
ISR함수 호출할 때마다의 기록을 유지 하기
void ERU0 ISR(void)
                                              위해 Global 변수를 사용할 수도 있으나
   static unsigned int session_down_cnt = 0;
   static unsigned int session_up_cnt = 0;
                                              함수내로 제한하기 위해서 static을 사용
   // button status check
   if( (P02_IN.U \& (0x1 << P1_BIT_LSB_IDX)) == 0 ) // button pushed
      P10_0UT.B.P1 = 0x1;
      CCU60_{T12}PR.U = 12207 - 1;
                                              // PM interrupt freq. = f_T12 / (T12PR + 1)
      CCU60_TCTR4.U |= 0x1 << T12STR_BIT_LSB_IDX;
                                              // load T12PR from shadow register
      session_down_cnt++;
   else
                                          // button released
      P10_0UT.B.P1 = 0x0;
                                              // PM interrupt freq. = f_T12 / (T12PR + 1)
      CCU60_{T12PR.U} = 24414 - 1;
                                              // load T12PR from shadow register
      CCU60 TCTR4.U |= 0x1 << T12STR BIT LSB IDX;
      session_down_cnt++;
   if( session_down_cnt % 4 == 0 ) {
      P10_OUT.U ^= 0x1 << P2_BIT_LSB_IDX; // toggle P10.2 (LED D13 BLUE)
 void CCU60_T12_ISR(void)
```

Main loop와 ISR의 소통






Interrupt Vector Table로부터 ISR을 호출하는 원리





TC275 Interrupt 모듈 계층 구조





감사합니다. 휴식~~

