임베디드 기반 SW 개발 프로젝트 AURIX TC275 보드 PWM 사용

- Pulse Width Modulation -

현대자동차 입문교육 박대진 교수




실습 목표

- 1. 확장 보드의 가변 저항에 의한 전압을 ADC로 읽고,
- 2. <u>샘플링된 ADC값의 범위에 따라 LED RED에 대한 GPIO 출력의 PWM duty</u> cycle을 제어해서 LED의 밝기를 변화시켜 본다.

사용된 약어 정리


- PWM (Pulse Width Modulation)
- GTM (Generic Timer Module)
- CMU (Clock Management Unit)
- EGU (External Generation Unit)
- FXU (Fixed Clock Generation Unit)
- TOM (Timer Output Module)
- TGC (TOM Global Control Unit)





PWM (Pulse Width Modulation) 이란?


PWM (Pulse Width Modulation): One sample - express ratio of HIGH value in one cycle = duty cycle









T축의 변조로, Y값을 제어하는 방법



전압 Y를 고정(5V) 시켜두고 t축 Edge를modulation





PWM 신호 생성 flow

: GTM 모듈의 시스템 clock 사용한 PWM 신호 출력

- GTM (Generic Timer Module) 에는 다양한 기능을 가지는 submodule 들이 존재
 - ATOM, BRC, MCS, PSM, SPE, TIM, TOM 등 ...
- 본 실습에서 사용하는 PWM 기능은 TOM (Timer Output Module) 을 사용함




Figure 25-1 GTM Architecture Block Diagram

GTM (Generic Timer Module) 사용을 위한 레지스터 설정 : GTM 모듈 enable 위해서는 보호 레지스터 잠금 해제 필요

- GTM 모듈 사용을 위해 Clock Control 레지스터에서 GTM 모듈 enable 필요
- GTM 레지스터 항목에서
 - CLC 레지스터 설정 필요
- GTM_CLC 레지스터는 System Critical 레지스터이므로 CPU ENDINIT 해제 후 수정해야함
- (CPUO 만을 사용하므로) SCU 레지스터 항목에서
 - WDTCPUOCONO 레지스터 설정 필요

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3469

Table 25-64 Registers Overview - GTM Control Registers

Short Name			Acces Mode	_	Reset	Description Sec	
			Read	Write			
CLC	Clock Control Register	9FD00 _H	U, SV	SV, E,	Application	Page 25-74 9	
TIMOINSE	TiM0 Input Select	9FD10 _H	U, S∨	U, SV,	Application	Page 25-77	

- "CE0"- writeable only when CPU0 ENDINIT bit is zero
- "CE1" writeable only when CPU1 ENDINIT bit is zero
- "CF2" writeable only when CPU2 ENDINIT bit is zero
- "E" writeable when any (one or more) CPUx ENDINIT bit is zero
- "SE" writeable only when Safety ENDINIT bit is zero
- None of the above accessible at any time



SCU 레지스터 설정 - WDTCPUOCONO

: GTM 모듈 사용 설정 과정을 보호하는 레지스터

- SCU 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address)
 - = 0xF0036000

Reserved **SPBBE** F003 5200_µ SPBBE System Control Unit (SCU) F003 6000_H access access F003 63FF_H SPBBE SPBBE F003 67FF E003 6800 Safoty Management Unit (SMLI)

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.230

- 2. 사용할 레지스터의 주소 찾기
 - WDTCPU0CON0 의 Offset Address = 0x100
 - → WDTCPU0CON0 레지스터 주소 = 0xF0036000 + 0x100 = **0xF0036100**

Table 7-28	Register Overview of SCU	J (Offset from Main Register Base))
-------------------	--------------------------	------------------------------------	---

Short Name	Long Name	Offset	Acces	s Mode	Reset	Descr	
		Addr.		Write		iption See	
EMSR	Emergency Stop Register	0FC _H	U, SV	SV, SE, P	Application Reset	Page 7-291	
WDTCPU0CON0	CPU0 WDT Control Register 0	100 _H	U, SV	U, SV, 32,(CPU 0 ²⁾)	Application Reset	Page 7-276	
WDTCPU0CON1	CPU0 WDT Control	104 _H	U, SV	SV,	Application	Page	






SCU 레지스터 설정 - WDTCPUOCONO :GTM 모듈 사용하도록 설정 위해 보호 레지스터 잠금 해제

- Password Access 를 통해 WDTCPUOCONO 레지스터의 Lock 상태를 해제해야 함
 - 1) WDTCPU0CON0 레지스터를 읽어 WDTCPU0CONO.REL, WDTCPU0CONO.PW 영역의 값을 확인

WDTCPUOCONO 레지스터 @ 0xF0036100



Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.662

PW	[15:2]	rwh	User-Definable Password Field for Access to WDTxCON0
		Г	This bit field is written with an initial password value during a Modify Access. A read from this bitfield returns this initial password,
		L	but bits [7:2] are inverted (toggled) to ensure that a simple read/write is not sufficient to service the WDT.

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.661

단, PW 영역의 일부 PW[7:2] 는 반전해서 읽어야 함

- 2) Write 할 값은 1)에서 읽은 REL 과 PW 의 조합으로 결정
 - [31:16] = REL, [15:2] = PW, [1] = "0", [0] = "1"
- 3) 결정한 32bit 값을 WDTCPU0CONO 레지스터에 한 번에 write
- WDTCPU0CONO 레지스터의 1번째 bit LCK 를 읽어서 Lock 상태가 해제되었는지 확인 Lock 상태가 해제되면 LCK bit 가 0으로 읽힘





Lab1: 헤더 파일 작성

:GTM 레지스터의 각 영역(필드) LSB 비트 시작 위치 define 정의

레지스터에 값을 write할 때 shift되는 offset을 쉽게 사용하기 위한 define 작성

```
27 #include "Ifx Types.h"
  #include "IfxCpu.h"
   #include "IfxScuWdt.h"
30
31 #include "IfxCcu6_reg.h"
32 #include "IfxVadc reg.h"
33 #include "IfxGtm reg.h"
                                                        헤더 파일 참조 추가
34
90 // GTM registers
91 #define DISS BIT LSB IDX
92 #define DISR BIT LSB IDX
93 #define SEL7_BIT_LSB_IDX
94 #define EN FXCLK BIT LSB IDX
95 #define FXCLK SEL BIT LSB IDX
97 // GTM - TOM0 registers
                                                      GTM 레지스터 bit shift offset
98 #define UPEN_CTRL1_BIT_LSB_IDX
                                   18
99 #define HOST TRIG BIT LSB IDX
100 #define ENDIS CTRL1 BIT LSB IDX
101 #define OUTEN CTRL1 BIT LSB IDX
102 #define CLK SRC SR BIT LSB IDX
                                   12
103 #define OSM_BIT_LSB_IDX
                                   26
104 #define TRIGOUT BIT LSB IDX
105 #define SL BIT LSB IDX
106
```



Lab2: SCU 레지스터 설정 - WDTCPUOCONO :GTM 모듈 사용하도록 설정 위해 보호 레지스터 잠금 해제

```
70⊖ void initGTM(void)
        // Password Access to unlock SCU WDTSCON0
73
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
78
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
80
        GTM CLC.U &= ~(1 << DISR BIT LSB IDX);
                                                 // enable GTM
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
        // GTM TOM0 PWM configuration
98
       GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
        GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
        GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                         // high signal level for duty cycle
        GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                         // continuous mode enable
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz
10
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
        GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 설정 – CLC

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address)
 - = 0xF0100000



Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.232

(I2C0)	FUUD UUFFH	byte		
Reserved	F00D 0100 _H -	_	SPBBE	SPBBE
Global Timer Module (GTM)	F010 0000 _H - F019 FFFF _H	640 Kbyte	access	access
Reserved	F7FF FFFF _H		SPBBE	SPBBE
Decembed	E000 0000		CDIDE	CDIDE

- 2. 사용할 레지스터의 주소 찾기
 - CLC 의 Offset Address = 0x9FD00
 - → CLC 레지스터 주소 = 0xF0100000 + 0x9FD00 = 0xF019FD00

Table 25-64	Registers	Overview	- GTM	Control	Registers
-------------	-----------	----------	-------	---------	-----------

	_			•		
Short Name	Description	Offset Addr.	Access Mode Read Write		Reset	Description See
]	
CLC	Clock Control Register	9FD00 _H	J, SV	SV, E,	Application	Page 25-74 9
TIMOINSE L	TIM0 Input Select Register	9FD10 _H	U, SV	U, SV,	Application	Page 25-77 3
TIM1INSE	TIM1 Input Select	9FD14 _H	U, SV	U, SV,	Application	Page 25-77






GTM 레지스터 설정 – CLC :GTM 모듈 사용 설정

- 레지스터 write 값 결정
 - GTM 모듈을 enable 하기 위해 **DISR 영역에 0x1 write**
 - GTM 모듈을 enable 된 것을 확인하기 위해 **DISS 영역의 값이 "0"인지 확인 (만약** enable 되지 않았다면 "1"의 값 유지)

CLC 레지스터 @ 0xF019FD00



Field	Bits	Туре	Description			
DISR	0	rw	Module Disable Request Bit			
			0 _B Module disable is not requested.			
		_	I _B Module disable is requested.			
DISS	1	rh [Module Disable Status Bit Bit indicates the current status of the module. 0 _B Module is enabled. 1 _B Module is disabled.			
EDIS	3	rw	Sleep Mode Enable Control			



Lab3: GTM 레지스터 설정 - CLC :GTM 모듈 사용 설정

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
       while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
78
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);  // wait until locked</pre>
80
        GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPUØ CONØ.U = ((SCU WDTCPUØ CONØ.U ^ ØxFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                        // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                        // enable all CMU FXCLK
       // GTM TOMO PWM configuration
       GTM TOMO TGCO GLB CTRL.U |= 0x2 << UPEN CTRL1 BIT LSB IDX;
                                                                        // TOM channel 1 update enable
       GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                       // enable channel 1 on update trigger
       GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                       // enable channel 1 output on update trigger
       GTM TOMO CH1 CTRL.U |= 0x1 << SL BIT LSB IDX;
                                                                        // high signal level for duty cycle
       GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                        // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                        // continuous mode enable
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
       GTM TOMO CH1 CTRL.U &= ~(0x1 << TRIGOUT BIT LSB IDX);
                                                                        // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                        // PWM freg. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                        // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
       GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                        // TOUT103 --> TOM0 channel 1
                                                                        // 103 = 16 * 6 + 7
14
15 }
16
```





SCU 레지스터 설정 - WDTCPU0CONO

:GTM 모듈 사용 설정 후, 보호 레지스터 잠금 설정

- 4. Modify Access 를 통해 WDTCPUOCONO 레지스터의 CPUO ENDINIT을 set/clear 함
 - 1) WDTCPU0CON0 레지스터를 읽어 **WDTCPU0CON0.REL, WDTCPU0CON0.PW** 영역의 값을 확인

WDTCPUOCONO 레지스터 @ 0xF0036100





Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.661

단, PW 영역의 일부 PW[7:2] 는 반전해서 읽어야 함

2) Write 할 값은 1)에서 읽은 REL 과 PW 의 조합으로 결정

[31:16] = REL, [15:2] = PW, [1] = "1"

- 3) 0번째 bit ENDINIT을 설정하려면 [0] = "1", 해제하려면 "0" 값을 write
- 4) 결정한 32bit 값을 WDTCPUOCONO 레지스터에 한 번에 write
- 5) WDTCPU0CON0 레지스터의 1번째 bit LCK 를 읽어서 Lock 상태가 설정되었는지 확인 Lock 상태가 설정되면 LCK bit 가 1로 읽힘
- 5. Modify Access 를 통해 CPU0 ENDINIT을 해제하면 레지스터 수정 후 반드시 CPU0 ENDINIT을 재설정해줘야 함

Lab4: SCU 레지스터 설정 - WDTCPU0CON0 :GTM 모듈 사용 설정 후, 보호 레지스터 잠금 설정


```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
       while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
        GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
       // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
       // GTM TOMO PWM configuration
       GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
       GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
       GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                       // enable channel 1 output on update trigger
       GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                         // high signal level for duty cycle
       GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                         // continuous mode enable
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
       GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



PWM 신호 생성 flow

:CMU 내부에 FXU 에서 TOM이 사용할 clock 생성

- GTM TOM 에서 사용되는 clock 신호의 생성은 CMU (Clock Management Unit) 가 담당
- TOM은 CMU 에서 생성되는 clock 신호 중, FXU (Fixed Clock Generation Unit) 에서 생성되는 clock 들을 사용함
- → FXU 에 입력되는 clock 신호, FXU 에서 TOM으로 공급되는 clock 신호에 대한 설정 필요








Figure 25-17 CMU Block Diagram

GTM 사용을 위한 레지스터 설정 :FXU 에서 GTM 내부 TOM이 사용할 clock 생성

- GTM 모듈에서 TOM 으로 clock 을 전달해주는 역할은 CMU 가 담당하며, TOM은 FXU에서 생성하는 FXCLK를 사용함
- → FXU가 사용할 Clock, FXCLK의 주파수, 번호 등의 결정 필요
- GTM 레지스터 항목에서
 - CMU CLK EN 레지스터 설정 필요
 - CMU_FXCLK_CTRL 레지스터 설정 필요




Figure 25-17 CMU Block Diagram






GTM 레지스터 설정 - CMU_FXCLK_CTRL

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기
 - CMU_FXCLK_CTRL □ Offset Address = 0x344
 - → CMU FXCLK CTRL 레지스터 주소 = 0xF0100000 + 0x344 = 0xF0100344

CMU_FXCLK_CTRL 레지스터 @ 0xF0100344








GTM 레지스터 설정 - CMU_FXCLK_CTRL:FXU에서 생성할 clock 에 대한 설정

- 3. 레지스터 write 값 결정
 - CMU 내부의 FXU 에 대한 clock으로 GTM 모듈의 입력 clock인 **CMU_GCLK_EN** 을 사용하기 위해 **FXCLK_SEL 영역에 0x0 write**


Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.2829

CMU_FXCLK_CTRL 레지스터 @ 0xF0100344



Field	Bits	Type	Description
FXCLK_S	[3:0]	rw	Input clock selection for EN_FXCLK line
EL			0000 _B CMU_GCLK_EN selected 100MHz
		•	0001 _B CMU_CLK0 selected
			0010 _B CMU_CLK1 selected
			0011 _B CMU_CLK2 selected
			0100 _B CMU_CLK3 selected
			0101 _B CMU_CLK4 selected
			0110 _B CMU_CLK5 selected
			0111 _B CMU_CLK6 selected
			1000 _B CMU_CLK7 selected
			Note: This value can only be written, when the CMU_FXCLK generation is disabled. See bits 2322 in register CMU_CLK_EN.
			Note: Other values for FXCLK_SEL are reserved and should not be used. but they behave like

HYL



22 Emb Figure 25-17 CMU Block Diagram

Lab5: GTM 레지스터 설정 - CMU_FXCLK_CTRL :FXU에서 생성할 clock 에 대한 설정


```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
       while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
       // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
91
                                                                                                                             95 #define FXCLK SEL_BIT_LSB_IDX
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
        GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
       // GTM TOMO PWM configuration
       GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
       GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
       GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
       GTM TOMO CH1 CTRL.U |= 0x1 << SL BIT LSB IDX;
                                                                         // high signal level for duty cycle
       GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                         // continuous mode enable
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
       GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 설정 – CMU CLK EN

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기
 - CMU_CLK_EN □ Offset Address = 0x300
 - → CMU CLK EN 레지스터 주소 = 0xF0100000 + 0x300 = 0xF0100300

CMU CLK EN 레지스터 @ 0xF0100300








GTM 레지스터 설정 - CMU_CLK_EN :FXU에서 생성할 clock 에 대한 설정

- 3. 레지스터 write 값 결정
 - TOM 은 FXU 에서 생성하는 FXCLK 를 사용
 - FXCLK를 사용하기 위해 EN_FXCLK_SEL 영역에 0x2 write

Infineon-TC27x_D-step-UMv02 02-EN.pdf p.2829


CMU_CLK_EN 레지스터 @ 0xF0100300



2		Ι.	see bits [1:0]
EN_FXCL K	[23:22]	rw	Enable all CMU_FXCLK see bits [1:0]
			Note: An enable to EN_FXCLK from disable state will be reset internal fixed clock counters.
Reserved	[31:24]	r	Reserved
			00 _B clock source is disabled (ignore write access) 01 _B disable clock signal and reset internal states 10 _B enable clock signal 11 _B clock signal enabled (ignore write access)







Lab6: GTM 레지스터 설정 – CMU_CLK_EN


:FXU에서 생성할 clock 에 대한 설정

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
                                                                                                                              94 #define EN FXCLK BIT LSB IDX
                                                                                                                                                                              22
91
        // GTM clock configuration
        GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX):
                                                                          // input clock of CMU FXCLK --> CMU GCLK FN
        GTM CMU CLK EN.U = 0x2 << EN FXCLK BIT LSB IDX;
                                                                         // enable all CMU FXCLK
97
        // GTM TOM0 PWM configuration
        GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                       // enable channel 1 on update trigger
        GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                       // enable channel 1 output on update trigger
        GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                         // high signal level for duty cycle
        GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                         // continuous mode enable
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
        GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



PWM 신호 생성 flow :TOM에서 PWM 출력 신호 생성

- PWM 기능을 사용하기 위한 TOM의 구조
- TOM은 TGC (TOM Global Channel Control)의 제어를 받아 출력 신호를 생성
- → TOM의 기능 중, PWM 기능을 사용하기 위한 설정 필요
- → TOM의 출력은 MCU의 핀으로 바로 출력 가능, 사용하려는 핀이 TOM의 어떤 Channel과 연결되어 있는지 확인 필요






Figure 25-32 TOM Block diagram





GTM 사용을 위한 레지스터 설정 :GPIO 출력을 GTM 출력으로 사용하는 설정

PWM 신호를 통해 밝기를 제어할 LED RED가 연결된 핀은 **P10.1**

Table 13-16	Port 10	Functions	(cont'd)
-------------	---------	-----------	----------

Port I/O Pi	Pin Functionality	Associated	Port I/O C	ontrol Select.		
		Reg./ Reg./Bit Field		Value		
1	General-purpose input	P10_IN.P1	P10_IOCR	O. OXXXX _B		
	GTM input	TIN103	PC1			
	QSPI1 input	MRST1A				
	GPT120 input	T5EUDB	1			
0	General-purpose output	P10_OUT.P1		1X000 _B	_	D10 1 II
	GTM output	TOUT103		1X001 _B	→	P10.1 핀
	QSPI1 output	MTSR1		1X010 _B		사용하기
	QSPI1 output	MRST1		1X011 _B		포트의 I
	MSC0	EN01		1X100 _B		
	VADC output	VADCG6BFL1		1X101 _B		
	MSC0 output	END03	1	1X110 _B		• GPIC
	Reserved	_	T	1X111 _B		* GPIC
	1	I General-purpose input GTM input QSPI1 input GPT120 input O General-purpose output GTM output QSPI1 output QSPI1 output MSC0 VADC output MSC0 output	Reg./ I/O Line	Reg./ Reg./ Reg./Bit Field	Reg./ Reg./Bit Field Value	Reg./ Reg./Bit Field Value

핀의 GPIO 출력을 GTM 출력으로 기 위해 → I/O Control 레지스터 설정 필요

- O P10 레지스터 항목에서
 - IOCRO 레지스터 설정 필요

GPIO 레지스터 설정 - P10 Address 계산

: Port 10의 각 레지스터가 위치한 주소 확인

- 3. 사용할 특정 레지스터의 주소 찾기
 - P10_IOCRO Offset Address = 0x0010
 - → P10_IOCR0 레지스터 주소
 - \rightarrow = 0xF003B000 + 0x0010 = 0xF003B010

	Table 13-4 Registers Overview								
	Register Short Name	Register Long Name	Offset Addre	Access	Mode	Reset	Desc. see		
			ss	Read	Write				
	Pn_OUT	Port n Output Register	0000 _H	U, SV	U, SV, P	Application Reset	Page 13-3 8		
	Pn_OMR	Port n Output Modification Register	0004 _H	U, SV	U, SV, P	Application Reset	Page 13-3 9		
	ID	Module Identification Register	0008 _H	U, SV	BE	Application Reset	Page 13-1 3		
\longrightarrow	Pn_IOCR0	Port n Input/Output Control Register 0	0010 _H	U, SV	U, SV, P	Application Reset	Page 13-1 4		
	Pn_IOCR4	Port n input/Output	0014 _H	U, SV	U,	Application	Page 13-1		




GPIO 레지스터 설정 - P10 I/O 모드

: Port 10의 핀 1을 GTM 출력 모드로 사용

P10.1 을 <u>General Purpose Output (push-pull)가 아닌 GTM 모듈의 출력으로</u> 사용하기 위해 P10_IOCR0 레지스터에 어떤 값을 써야 하는지 확인 → 0x11 write (예전에 단순 GPIO출력으로 쓸 때는 0x10를 썼다)

P10_IOCRO 레지스터 @ 0xF003B010



Field	Bits	Type	Description
PC0, PC1, PC2, PC3	[7:3], [15:11], [23:19], [31:27]	rw	Port Control for Port n Pin 0 to 3 This bit field determines the Port n line x functionality (x = 0-3) according to the coding table (see Table 13-5).
0	[2:0], [10:8], [18:16], [26:24]	r	Reserved Read as 0; should be written with 0.

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.1080



Table 13-16	Port 10 Functions	(cont′d)

Port	1/0	Pin Functionality	Associated	Port I/O Control Select.			
Pin			Reg./ I/O Line	Reg./Bit Field	Value		
P10.1	1	General-purpose input	P10_IN.P1	P10_IOCR0.	0XXXX _B		
		GTM input	TIN103	PC1			
		QSPI1 input	PI1 input MRST1A				
		GPT120 input	T5EUDB	1			
	0	General-purpose output	P10_OUT.P1	1	1X000 _B		
		GTM output	TOUT103		1X001 _B		
	'	QSPI1 output	MISRI		1X010 _B		
		QSPI1 output	MRST1]	1X011 _B		
		MSC0	EN01	1	1X100 _B		
		VADC output	VADCG6BFL1	1	1X101 _B		
		MSC0 output	END03	1	1X110 _B		
		Reserved	_	1	1X111 _B		

what?

- GTM 출력 모드로 사용하기 위해 0x11 (10001b) 값을 PC1 영역에 write

Lab7: P10 레지스터 설정 - IOCRO :GPIO 출력 모드를 GTM 생성 출력으로 설정

initLED() 수정

```
199
200⊖ void initLED(void)
201
202
         P10 IOCRO.U &= ~(0x1F << PC1 BIT LSB IDX); // reset P10 IOCRO PC1
         P10 IOCRO.U &= ~(0x1F << PC2 BIT LSB IDX);
203
                                                       // reset P10 IOCR0 PC2
204
205
        P10 IOCRO.U |= 0x11 << PC1 BIT LSB IDX;
                                                       // set P10.1 GTM Output
206
                                                           set P10.2 push-pull general output
        PI0 10CR0.U |= 0x10 << PC2 BI1 LSB 1DX;
207
208
```



GTM 사용을 위한 레지스터 설정 :GTM 모듈의 PWM 출력을 MCU 외부 핀으로 연결

- PWM 신호를 통해 밝기를 제어할 LED RED가 연결된 핀은 **P10.1**
- 핀 P10.1 에 GPIO 대신 GTM 출력으로 연결 필요 → TOUT103

Table 13-16 Port 10 Functions (cont'd)

Port	I/O	Pin Functionality	Associated	Port I/O Cont	rol Select.	
Pin			Reg./ I/O Line	Reg./Bit Field	Value	
P10.1	1	General-purpose input	P10_IN.P1	P10_IOCR0.	0XXXX _B	
		GTM input	TIN103	PC1		
		QSPI1 input	MRST1A	1		
		GPT120 input	T5EUDB			
_	0	Ceneral purpose output	P10_OUT.P1	<u> </u>	1X000 _B	· · · · · · · · · · · · · · · · · · · ·
		GTM output	TOUT103		1X001 _B	☐ GTM 출력으로 사용하기 위해
L		QCPI1 output	MTCR1		1X010 _B	TOUT103 관련 레지스터 설정 필요
		QSPI1 output	MRST1	1	1X011 _B	
		MSC0	EN01	1	1X100 _B	
		VADC output	VADCG6BFL1	1	1X101 _B	
		MSC0 output	END03		1X110 _B	
		Reserved	_	1	1X111 _B	






GTM 사용을 위한 레지스터 설정

:사용하는 GPIO 핀이 TOM의 어느 출력과 연결되는지 확인

- 앞서 핀 P10.1 에 연결되는 GTM의 출력은 TOUT103 인 것을 확인
- TOUT 출력은 GTM TOM 에서 사용하는 TOM 번호와 채널이 정해져 있음
- → P10.1 은 TOUT103



Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3484

Table 25-67 GTM to Port Mapping for QFP-176

Port	Input	Output	Input Timer Mapped		Output Timer Mapped					
			Α	В	Α	В	С	D		
P02.2	TIN2	TOUT2	TIM0_2	TIM1_2	TOM0_10	TOM1_10	ATOM 0_2	ATOM 1_2		
P02.3	TIN3	TOUT3	TIM0_3	TIM1_3	TOM0_11	TOM1_11	ATOM 0_3	ATOM 1_3		
P02.4	TIN4	TOUT4	TIM0_4	TIM1_4	TOM0_12	TOM1_12	ATOM 0_4	ATOM 1_4		
P02.5	TIN5	TOUT5	TIM0_5	TIM1_5	TOM0_13	TOM1_13	ATOM 0_5	ATOM 1_5		
P02.6	TIN6	TOUT6	TIM0_6	TIM1_6	TOM0_14	TOM1_14	ATOM 0_6	ATOM 1_6		
P02.7	TIN7	TOUT7	TIM0_7	TIM1_7	TOM0_15	TOM1_15	ATOM 0_7	ATOM 1_7		
P02.8	TIN8	TOUT8	TIM2_0	TIM3_0	TOM0_8	TOM1_0	ATOM 0_0	ATOM 1_0		
P10.0	TIN102	TOUT102	TIM0_4	TIM1_4	TOM0_4	TOM2_12	ATOM 1_4	ATOM 4_4		
P10.1	TIN103	TOUT103	TIM0_1	TIM1_1	TOM0_1	TOM2_9	ATOM 1_1	ATOM 4_1		
D10 2	TINI104	TOUT104	TIMO 2	TIM1 2	TOMO 2	TOM2 10	VTOM	VTOM		



GTM 레지스터 설정

: Timer Output Selection Register (TOUTSELx)

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기
 - 1개의 TOUTSELx 레지스터는 16개의 TOUT 핀을 제어함
 - TOUTO 부터 16개씩 묶을 때 핀 **TOUT103** (P10.1)은 **TOUTSEL6**에 포함되어 있음(TOUT96~ TOUT111 안에 TOU103이 포함)
 - TOUTSEL6 의 Offset Address = 0x9FD48
 - → TOUTSEL6 레지스터 주소 = 0xF0100000 + 0x9FD48 = 0xF019FD48

TOUTSELO -> TOUTOO ~~ TOUT15 TOUTSEL1 -> TOUT16 ~~ TOUT31 TOUTSEL2 -> TOUT32 ~~ TOUT47 TOUTSEL3 -> TOUT48 ~~ TOUT63 TOUTSEL4 → TOUT64 ~~ TOUT79 TOUTSEL5 -> TOUT80 ~~ TOUT95 TOUTSEL6 → TOUT96 ~~ TOUT103

Table 25-64	Registers Overvie	ew - GTM Control Registers	3
-------------	-------------------	----------------------------	---

	•		•					
Short Name	Description	Offset Addr.	Access Mode		Reset	Description See		
			Read	Write				
TOUTSEL 5	Timer Output Select 5 Register	9FD44 _H	U, SV	U, SV, P	Application	Page 25-81 4		
TOUTSEL 6	Timer Output Select 6 Register	9FD48 _H	J, SV	U, SV, P	Application	Page 25-81 4		
TOUTSEL	Timer Output Select 7	9FD4Cu	U. SV	U.SV.	Application	Page 25-81		





GTM 레지스터 설정 - TOUTSEL6 :TOM에서 출력되는 PWM 신호를 MCU 핀에 연결 설정

- 3. 레지스터 write 값 결정
 - TOMO 채널1로부터 생성된 PWM 신호를 TOUT103 핀으로 출력하기 위한 설정
 - TOUTSE6은 TOUT96부터 TOUT111까지 제어함.
 - TOUT103 핀은 7번째임
 - Output Timer Mapped 에서 A 항목을 사용하도록 설정하기 위해 SEL7 영역에 0x0 write

TOUTSEL6 레지스터 @ 0xF019FD48

	TOUTSELn (n = 0-14) Timer Output Select Register			(9FD30 _H +n*4 _H)			Reset Value: 0000 0000 _H								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
SE	L15	SEI	L14	SE	L13	SE	L12	SE	L11	SE	L10	SE	L9	SE	L8
Г	w	n	N	n	W	r	W	r	W	Г	W	n	W	n	W
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SE	L7	SE	L6	SE	L5	SE	L4	SE	L3	SE	L2	SE	L1	SE	LO
Г	w	n	N	n	W	r	W	r	w	г	W	n	W	n	W

Field	Bits	Туре	Description
SELx (x = 0-15)	[x*2+1: x*2]	rw	TOUT(n*16+x) Output Selection This bit defines which timer out is connected as TOUT(n*16+x). The mapping for each pin is defined by Table 25-67Table 25-68
			OO _B Timer A form Table 25-67Table 25-68 is connected as TOUT(n*16+x) to the ports
			timer B form Table 25-07 Table 25-08 Is connected as TOUT(n*16+x) to the ports Timer C form Table 25-67Table 25-68 is connected as TOUT(n*16+x) to the ports Timer D form Table 25-67Table 25-68 is connected as TOUT(n*16+x) to the ports
			Note: If TOUT(n*16+x) is not defined in Table 25-67Table 25-68 this bit field has to be treated as reserved.





GTM 사용을 위한 레지스터 설정

: P10.1은 TOUT3에 연결되어 있으며, TOMO 모듈의 채널 1을 사용하도록 설정됨

→ P10.1 (TOUT103)은 **TOM0** 의 채널 **1** 사용

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.3484

Output Timer Mapped




Table 25-67 GTM to Port Mapping for QFP-176

D TIMO 2 TIM1 2 TOMO 10 TOM1 10 ATOM ATOM 1_2 TIM0 3 TIM1 3 TOM0 11 TOM1 11 ATOM ATOM 1_3 TIMO 4 TIM1 4 TOMO 12 TOM1 12 ATOM ATOM 1_4 TIM0 5 TIM1 5 TOM0 13 TOM1 13 ATOM ATOM 1_5 TIM0_6 | TIM1_6 | TOM0_14 | TOM1_14 ATOM MOTA 1 6 TIM0 7 TIM1 7 TOM0 15 TOM1 15 ATOM ATOM 1 7 TIM2_0 | TIM3_0 | TOM0_8 TOM1 0 **ATOM** ATOM 1_0 TIM0_4 | TIM1_4 TOM0 4 TOM2 12 ATOM ATOM 4_4 TIN103 TOUT103 TIM0 1 TIM1 1 TOM0 1 **TOM2 9** ATOM ATOM

Output Timer Mapped 의 A 항목 사용하도록 설정시

→ 0번째 TOM (TOMO)의 채널 1 사용

Lab8: GTM 레지스터 설정 - TOUTSEL6

:TOM에서 출력되는 (TOMO모듈의 채널1) PWM 신호를 MCU 핀에 연결 설정

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
        GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
        GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
                                                                                                                              93 #define SEL7 BIT LSB IDX
        // GTM TOM0 PWM configuration
        GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
        GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
        GTM TOMO CH1 CTRL.U |= 0x1 << SL BIT LSB IDX;
                                                                         // high signal level for duty cycle
        GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                         // continuous mode enable
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
        GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freg. = 6250 kHz / 12500 = 500 Hz
.10
11
        GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
                                                                         // TOUT103 --> TOM0 channel 1
-13
        GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
14
                                                                         // 103 = 16 * 6 + 7
```

GTM 사용을 위한 레지스터 설정 :TOM에서 출력으로 사용할 채널 설정

TOM 설정은 TGC (TOM Global Control Unit) 가 담당

25.11.2 TOM Global Channel Control (TGC0, TGC1)

25.11.2.1 Overview

There exist two global channel control units (TGC0 and TGC1) to drive a number of individual TOM channels synchronously by external or internal events

Each TGC[y] can drive up to eight TOM channels where TGC0 controls TOM channels 0 to 7 and TGC1 controls TOM channels 8 to 15.

The TOM submodule supports four different kinds of signalling mechanisms:

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.2919

- 본 실습에서는 **TOMO의 채널 1**을 사용하기 위해 TGCO 에 해당하는 레지스터 설정 필요
- GTM 레지스터 항목에서
 - TOMO_TGCO_GLB_CTRL 레지스터 설정 필요
 - TOMO_TGCO_ENDIS_CTRL 레지스터 설정 필요
 - TOMO_TGCO_OUTEN_CTRL 레지스터 설정 필요




Figure 25-32 TOM Block diagram

GTM 레지스터 설정 - TOMO_TGCO_GLB_CTRL

- 1. GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기 (TOMO 이므로 i = 0)
 - TOMO_TGCO_GLB_CTRL 의 Offset Address = 0x8030 + (i * 0x800) = 0x8030
 - → TOMO_TGCO_GLB_CTRL 레지스터 주소 = 0xF0100000 + 0x8030 = 0xF0108030

TOMO_TGCO_GLB_CTRL 레지스터 @ 0xF0108030

	GTM_TOMi_TGC0_GLB_CTRL (i=0-2) TOMi TGC0 Global Control Registe (08030 _H +i*800 _H) Reset Value: 00000000 _H															
ı	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	UPEI RI	_		N_CT L6	UPEI RI	N_CT	1	N_CT		N_CT	UPEN RI	_	UPEI RI	_	UPEN RI	_
	n	N	r	W	n	W	n	W	r	W	n	V	n	W	n	V
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	RST _CH 7	RST _CH 6	RST _CH 5	RST _CH 4	RST _CH 3	RST _CH _2	RST _CH 1	RST _CH 0		ı	Re	eserve	ed	ı	ı	HOS T_T RIG
	W	W	W	W	W	W	W	W				r				w

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.2937

GTM 설정 레지스터의 write 구조

:shadow 레지스터 write되어 update 신호 발생해야 실제 write

Shadow register로부터 Update Trigger 신호 실제 \$MO, CM1에복사..... TOM CH[x] PWM 동작 설정에 필요한 shadow 레지스터 Period Match SW 에서 레지스터 write를 하면 실제 레지스터에 write 되기 전, shadow 레지스터에 저장 UPEN(x) → Update Trigger 신호 발생하면 실제 SPEM OL (레지스터로 옮겨 write 해야 함 Duty Match → TOMO 의 채널 1에서 이러한 update가 가능하도록 설정 필요 Period Match 신호에서 Trig (즉 shadow register 에 셋팅된 SRO, SR1값을 CMO, CM1에 복사






GTM 레지스터 설정 - TOMO_TGCO_GLB_CTRL:TOM 에서 사용할 채널 설정

- 3. 레지스터 write 값 결정
 - TOMO의 채널 1이 동작하기 위해서는 해당 채널에서 PWM 설정 값들이 update 되어야 함


Update가 가능하도록 설정하기 위해 UPEN_CTRL1 영역에 0x2 write


Infineon-TC27x_Dstep-UM-v02_02-EN.pdf p.2923

TOMO_TGCO_GLB_CTRL 레지스터 @ 0xF0108030



Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.2937





Lab9: GTM 레지스터 설정 - TOMO_TGCO_GLB_CTRL :TOM 에서 사용할 채널1의 update enable 설정

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
       // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
        GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
                                                                                                                             97 // GTM - TOM0 registers
                                                                                                                             98 #define UPEN CTRL1 BIT LSB IDX
        // GTM TOM0 PWM configuration
       GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
       GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
       GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
       GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                         // high signal level for duty cycle
       GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                         // continuous mode enable
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
13
       GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 update 하는 Trigger 신호 생성:1) SW에서 생성하는 Update Trigger 신호

- 앞으로 설정할 GTM 레지스터들이 실제 하드웨어에 적용될 수 있도록 하는 Update Trigger 신호를
- 1) SW에서 생성할 수 있음
- 2) PWM의 1주기에 도달했을 때 생성할 수 있음 (뒤에서 설명)
- Update Trigger 신호 발생 전까지는 레지스터에 write 해도 실제 하드웨어에 적용되지 않음 (shadow register 개념)

25.11.2.2 TGC Subunit

Each of the first three individual mechanisms (enable/disable of the channel, output enable and force update) can be driven by three different trigger sources.

The three trigger sources are:

the host CPU (bit HOST_TRIG of register TOMi_TGCy_GLB_CTRL)

the TBU time stamp (signal TBU_TS0., TBU_TS1, TBU_TS2)
 the internal trigger signal TRIG (bunch of trigger signals TRIG [x])

Note: The trigger signal is only active for one configured CMU clock period.





Figure 25-33 TOM Global channel control mechanism

GTM 레지스터 설정 - TOMO_TGCO_GLB_CTRL :TOM 레지스터 설정이 적용되도록 update trigger event 발생

- 레지스터 write 값 결정
 - TOMO의 채널 1에 대한 레지스터 설정이 shadow 레지스터로부터 하드웨어에 적용되도록 하기 위해 HOST_TRIG 영역에 Ox1 write (GTM 레지스터 설정 후 마지막에 수행)

TOMO_TGCO_GLB_CTRL 레지스터@ 0xF0108030



Field	Bits	Туре	Description			
HOST_TRI	0	W	Trigger request signal (see TGC0, TGC1) to update the register ENDIS_STAT and OUTEN_STAT			
			0 _R no trigger request			
			1 _B set trigger request			
		'	Read as 0.			
			Note: This flag is cleared automatically after triggering the update			

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2937



Lab10: GTM 레지스터 설정 - TOMO_TGCO_GLB_CTRL

:TOM 에서 출력 생성 시작하도록 trigger event 발생

```
147
        //initERU();
148
        initCCU60();
                               PWM 신호가 생성되기 원하는 시점에
        initLED();
149
150
        initRGBLED();
                                         trigger 발생시켜야 함
151
        initVADC();
152
        initGTM();
153
        //initButton();
154
155
        GTM TOMO TGCO GLB CTRL.U |= 0x1 << HOST TRIG BIT LSB IDX;
                                                                  // trigger update request signal
156
157
        while(1)
158
           VADC startConversion();
159
           unsigned int adcResult = VADC readResult();
160
161
           for(unsigned int i = 0; i < 100; i++);
162
```






99 |#detine HOST_TRIG_BIT_LSB_IDX

GTM 레지스터 설정 - TOMO_TGCO_ENDIS_CTRL

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기 (TOMO 이므로 i = 0)
 - TOMO_TGCO_ENDIS_CTRL \bigcirc Offset Address = 0x8070 + (i * 0x800) = 0x8070
 - → TOMO_TGCO_ENDIS_CTRL 레지스터 주소 = 0xF0100000 + 0x8070 = 0xF0108070







GTM 레지스터 설정 - TOMO_TGCO_ENDIS_CTRL :TOM에서 사용할 채널에 대한 설정

- 레지스터 write 값 결정
 - TOMO_TGCO_GLB_CTRL 레지스터에서 Update Trigger 신호 발생 시, 하드웨어에 적용되어 TOMO 채널 1이 enable 되도록 하기 위해 ENDIS_CTRL1 영역에 0x2 write

TOMO_TGCO_ENDIS_CTRL 레지스터 @ 0xF0108070





Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2940



Lab11: GTM 레지스터 설정 – TOMO_TGCO_ENDIS_CTRL

:TOM에서 사용할 채널에 대한 설정

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
       // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                        // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
        // GTM TOM0 PWM configuration
       GTM TOMO TGCO GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;
                                                                         // TOM channel 1 update enable
                                                                                                                            100 #define ENDIS CTRL1 BIT LSB IDX
00
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;
                                                                        // enable channel 1 on update trigger
       GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
       GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                         // high signal level for duty cycle
       GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                         // continuous mode enable
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                        // PWM freq. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
13
       GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 설정 - TOMO_TGCO_OUTEN_CTRL


- 1. GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기 (TOMO 이므로 i = 0)
 - TOMO_TGCO_OUTEN_CTRL \bigcirc Offset Address = 0x8078 + (i * 0x800) = 0x8078
 - → TOMO_TGCO_OUTEN_CTRL 레지스터 주소 = 0xF0100000 + 0x8078 = 0xF0108078


TOMO TGCO OUTEN CTRL 레지스터 @ 0xF0108078 GTM TOMI TGC0 OUTEN CTRL (i=0-2) offset TOMi TGC0 Output Enable Control Register $(08078_{H}+i*800_{H})$ Reset Value: 000000000 Reserved OUTEN_C OUTEN_C OUTEN_C OUTEN_C OUTEN_C OUTEN_C OUTEN_C TRL7 TRL6 TRL5 TRL4 TRL3 TRL2 TRL1 TRL0 rw rw rw rw rw rw rw

GTM 레지스터 설정 - TOMO_TGCO_OUTEN_CTRL :TOM의 출력이 trigger 이벤트에 반응하도록 설정

- 레지스터 write 값 결정
 - TOMO_TGCO_GLB_CTRL 레지스터에서 Update Trigger 신호 발생 시, 하드웨어에 적용되어 TOMO 채널 1의 출력이 enable 되도록 하기 위해 OUTEN_CTRL1 영역에 0x2 write

TOMO_TGCO_OUTEN_CTRL 레지스터 @ 0xF0108078





Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2945





Lab12: GTM 레지스터 설정 – TOMO_TGCO_OUTEN_CTRL


:TOM의 출력이 trigger 이벤트에 반응하도록 설정

```
70@ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
       // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);</pre>
        while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
       // GTM TOM0 PWM configuration
       GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // enable channel 1 on update trigger
       GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
       GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                          // high signal level for duty cycle
                                                                         // clock source --> CMU_FXCLK(1) = 6250 kHz
       GTM_TOM0_CH1_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
                                                                         // continuous mode enable
                                                                                                                            101 #define OUTEN CTRL1 BIT LSB IDX
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freg. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
13
       GTM_TOUTSEL6.U &= ~(0x3 << SEL7_BIT_LSB_IDX);</pre>
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



:PWM 생성과정의 counter와 duty cycle 관계

- TOM에서 이루어지는 PWM 동작 개요
- TOM Channel은 PWM 신호를 생성하기 위해 3가지 값 사용
 - CNO: TOM clock 주기마다 1씩 증가하는 counter 값
 - CMO: PWM 신호의 주기를 결정하는 값
 - CM1: PWM 신호의 Duty Cycle 을 결정하는 값
- CNO 이 clock 주기마다 증가하다가
 - → CM1 (PWM Duty Cycle 길이)에 도달하면 출력 값 반전
 - → CMO (PWM 1주기 길이)에 도달하면 0으로 초기화




PWM

High 제어

Figure 25-39 PWM Output with respect to configuration bit SL in continuos mode

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2930





VDD-

PWM

Low 제어

GTM 사용을 위한 레지스터 설정

:원하는 PWM 신호 생성 위한 TOM 설정

- 본 실습에서 사용하는 TOMO의 채널 1에 대한 레지스터 설정 필요
 - TOMO에 입력될 FXCLK 주파수 선택
 - PWM 신호의 주기 및 Duty Cycle 결정을 위한 값
 - Duty Cycle 동안 출력될 신호의 HIGH 또는 LOW 선택
- GTM 레지스터 항목에서
 - TOMO_CH1_CTRL 레지스터 설정 필요
 - TOMO_CH1_SRO 레지스터 설정 필요
 - TOMO_CH1_SR1 레지스터 설정 필요

p.2930 TOMO CH1 SRO TOMO_CH1_SR1 SL=0: TOM CH[x] OUT SL=1: TOM_CH[x]_OUT TOM 8 TOMO_CH1_CTRL Figure 25-39 PWM Output with respect to configuration bit SL in continuos mode


Infineon-TC27x D-step-UM-v02 02-EN.pdf



GTM 레지스터 설정 – TOMO CH1 CTRL

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기 (채널 1 이므로 x = 1)
 - TOMO CH1 CTRL \bigcirc Offset Address = 0x8000 + (x * 0x40) = 0x8040
 - → TOMO CH1 CTRL 레지스터 주소 = 0xF0100000 + 0x8040 = 0xF0108040

TOMO_CH1_CTRL 레지스터 @ 0xF0108040




Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.2953



GTM 레지스터 설정 - TOMO_CH1_CTRL:PWM 신호 중 duty cycle을 어떤 값으로 출력할 지 설정

- 3. 레지스터 write 값 결정
 - TOM0 채널1의 동작을 설정
 - PWM 신호의 Duty Cycle 영역에서 신호의 값을 HIGH로 출력하기 위해 SL 영역에 0x1
 write

TOMO_CH1_CTRL 레지스터 @ 0xF0108040




Lab13: GTM 레지스터 설정 - TOMO_CH1_CTRL :PWM 신호 중 duty cycle을 어떤 값으로 출력할 지 설정

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPUØ CONØ.U = ((SCU WDTCPUØ CONØ.U ^ ØxFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
       // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                        // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                        // enable all CMU FXCLK
       // GTM TOM0 PWM configuration
       GTM TOMO TGCO GLB CTRL.U |= 0x2 << UPEN CTRL1 BIT LSB IDX;
                                                                        // TOM channel 1 update enable
       GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
                                                                        // enable channel 1 output on update trigger
        GTM TOMO TGCO OUTEN CTRL.U |= 0x2 << OUTEN CTRL1 BIT LSB IDX;
                                                                                                                          105 #define SL BIT LSB IDX
                                                                                                                                                                           11
                                                                         // high signal level for duty cycle
       GTM TOMO CH1 CTRL.U |= 0x1 << SL BIT LSB IDX;
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
                                                                         // continuous mode enable
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                        // PWM freg. = 6250 kHz / 12500 = 500 Hz
10
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                        // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
       GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                        // TOUT103 --> TOM0 channel 1
                                                                        // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 설정 - TOMO_CH1_CTRL:FXU에서 생성하고 TOM에서 사용할 clock 주파수 설정

- 3. 레지스터 write 값 결정
 - TOM0 채널1의 동작을 설정
 - TOMO 에서 사용할 FXCLK clock 신호의 주파수를 결정하기 위해 **CLK_SRC_SR 영역에 0x0 write**
 - 현재 GTM 에서 사용하는 system clock 주파수는 100 MHz → FXCLK = 6250 kHz



Lab14: GTM 레지스터 설정 - TOMO_CH1_CTRL :FXU에서 생성하고 TOM에서 사용할 clock 주파수 설정


```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
        GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                        // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                        // enable all CMU FXCLK
        // GTM TOM0 PWM configuration
        GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
01
02
        GTM TOMO TGCO OUTEN CTRL.U |= 0x2 << OUTEN CTRL1 BIT LSB IDX;
                                                                        // enable channel 1 output on update trigger
.03
        GTM TOMO CH1 CTRL U = 0x1 << SL BTT LSB TDX:
                                                                         // high signal level for duty cycle
-05
        GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                        // clock source --> CMU FXCLK(1) = 6250 kHz
                                                                                                                           102 #define CLK SRC SR BIT LSB IDX
                                                                                                                                                                           12
        GTM TOMO CH1 CTRL.U &= ~(0x1 << TRIGOUT BIT LSB IDX);
                                                                        // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                        // PWM freq. = 6250 kHz / 12500 = 500 Hz
10
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                        // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
        GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                        // TOUT103 --> TOM0 channel 1
                                                                        // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 설정 - TOMO_CH1_CTRL


:연속적으로 PWM 신호가 생성되는 Continuous 모드

- 레지스터 write 값 결정
 - TOMO 채널1에서 생성되는 PWM 신호를 continuous 모드로 사용하기 위해 OSM 영역에 0x0 write




Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2930

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2953



TOMO_CH1_CTRL 레지스터 @ 0xF0108040



One-shot 모드 disable

= Continuous 모드



Lab15: GTM 레지스터 설정 - TOMO_CH1_CTRL :연속적으로 PWM 신호가 생성되는 Continuous 모드

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                        // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                        // enable all CMU FXCLK
       // GTM TOMO PWM configuration
       GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
01
        GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
        GTM TOMO CH1 CTRL.U |= 0x1 << SL BIT LSB IDX;
                                                                         // high signal level for duty cycle
        GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX:
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
        GTM TOMO CH1 CTRL.U &= ~(0x1 << OSM BIT LSB IDX);
                                                                         // continuous mode enable
08
.09
                                                                        // PWM freg. = 6250 kHz / 12500 = 500 Hz
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
10
                                                                        // duty cycle = 1250 / 12500 = 10 % (temporary)
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                                                                           103 #define OSM BIT LSB IDX
13
        GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                        // TOUT103 --> TOM0 channel 1
                                                                        // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 update 하는 Trigger 신호 생성 :PWM의 1주기에서 생성하는 Update Trigger 신호

- 앞으로 설정할 GTM 레지스터 (SR0, SR1 등...) 들이 실제 하드웨어에 적용될 수 있도록 하는 Update Trigger 신호를
- 1) SW에서 생성할 수 있음
- 2) PWM의 1주기에 도달했을 때 생성할 수 있음

25.11.2.2 TGC Subunit

Each of the first three individual mechanisms (enable/disable of the channel, output enable and force update) can be driven by three different trigger sources.

The three trigger sources are:


- the host CPU (bit HOST TRIG of register TOMi TGCy GLB CTRL)
- the TBU time stamp (signal TBU TS0., TBU TS1, TBU TS2)

the internal trigger signal TRIG (bunch of trigger signals TRIG [x])

Note: The trigger signal is only active for one configured CMU clock period.

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2919

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2923








GTM 레지스터 update 하는 Trigger 신호 :Continuous 모드에서 PWM 주기, duty cycle 적용

- PWM의 1주기에 도달할 때마다 update trigger 신호 발생
- = CNO 카운터 값이 CMO에 도달하는 시점



최초 SW에서 발생한 Update Trigger에 의해 시작

PWM 1주기 도달 → SR0, SR1 레지스터 (shadow) 에 저장된 값을 각각 CMO, CM1로 copy






GTM 레지스터 설정 - TOMO_CH1_CTRL

:PWM 신호에서 발생하는 trigger 신호 설정


- 3. 레지스터 write 값 결정
 - PWM 신호의 1주기 도달 (CN0 = CM0)시 발생하는 trigger (= TRIG) 신호를 Next trigger 신호</u>로 사용하기 위해 TRIGOUT 영역에 0x0 write

Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.2953



TOMO_CH1_CTRL 레지스터 @ 0xF0108040





TRIGOUT	24	rw	Trigger output selection (output signal TRIG_[x]) of module TOM_CH[x]					
		→ [0 _B TRIG_[x] is TRIG_[x-1] 1 _B TRIG_[x] is TRIG_CCU0					

TRIG 신호 선택

Lab16: GTM 레지스터 설정 – TOMO_CH1_CTRL

:PWM 신호에서 발생하는 trigger 신호 설정


```
70@ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
       // Password Access to unlock SCU WDTSCON0
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
       // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);</pre>
        while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
91
       // GTM clock configuration
       GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
       // GTM TOM0 PWM configuration
98
       GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                         // TOM channel 1 update enable
                                                                                                                          104 #detine TRIGOUT BIT LSB IDX
                                                                                                                                                                           24
       GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
       GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
        GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                         // high signal level for duty cycle
        GTM_TOMO_CH1_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
        GTM TOMO CH1 CTRL.U &= ~(0x1 << OSM BIT LSB IDX):
                                                                         // continuous mode enable
       GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
       GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freg. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
       GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 설정 - TOMO_CH1_SRO

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기 (채널 1 이므로 x = 1)
 - TOMO_CH1_SRO 의 Offset Address = 0x8004 + (x * 0x40) = 0x8044
 - → TOMO CH1 SRO 레지스터 주소 = 0xF0100000 + 0x8044 = 0xF0108044

TOMO_CH1_SRO 레지스터 @ 0xF0108044



Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2962




GTM 레지스터 설정 - TOMO_CH1_SRO :PWM 신호의 주기 설정

- 레지스터 write 값 결정
 - TOMO 채널1의 동작을 설정

$$PWM \ Period = \frac{CM0 + 1}{Freq. \ of \ CMU_FXCLK1}$$
$$= \frac{12500}{6250 \ kHz} = 2ms$$


- PWM 신호의 주기를 2ms 로 설정하기 위해 **SRO 영역에 10진수 (12500 1) write**
- SRO 레지스터에 설정할 CMO 값을 저장하면 Trigger로 update 시 CMO에 반영됨

TOMO_CH1_SRO 레지스터@ 0xF0108044



Field	Bits	Type	Description	
SR0	[15:0]		TOM channel x shadow register SR0 for update of compare register CM0	_
Reserved	[31:16]	r	Reserved Read as zero, should be written as zero	_

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2930



Infineon-TC27x_D-step-UM-v02_02-EN.pdf p.2962





CNO 값이 0부터 증가하기 시작하여 CMO 값에 만나기 까지의 시간이 PWM 신호의 1주기

Lab17: GTM 레지스터 설정 - TOMO_CH1_SRO :PWM 신호의 주기 설정


```
70@ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
       GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
        GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
        // GTM TOM0 PWM configuration
        GTM TOMO TGCO GLB CTRL.U |= 0x2 << UPEN CTRL1 BIT LSB IDX;
                                                                         // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
        GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
        GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                         // high signal level for duty cycle
        GTM TOM0 CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
                                                                         // continuous mode enable
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
        GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz
11
       GTM_TOM0_CH1_SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
13
        GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



GTM 레지스터 설정 - TOMO_CH1_SR1

- GTM 레지스터 영역의 주소 찾기
 - 시작 주소 (Base address) = 0xF0100000
- 2. 사용할 레지스터의 주소 찾기 (채널 1 이므로 x = 1)
 - TOMO_CH1_SR1 의 Offset Address = 0x8008 + (x * 0x40) = 0x8048
 - → TOMO CH1 SR1 레지스터 주소 = 0xF0100000 + 0x8048 = 0xF0108048

TOMO_CH1_SR1 레지스터@ 0xF0108048



Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2964





GTM 레지스터 설정 - TOMO_CH1_SR1


:PWM 신호의 duty cycle % 설정

레지스터 write 값 결정

PWM Duty Cycle = $\frac{CM1 + 1}{CM0 + 1} \times 100 \, [\%]$

- TOMO 채널1의 동작을 설정
- PWM 신호의 Duty Cycle을 설정하기 위해 SR1 영역에 write
- SR1 레지스터에 설정할 CM1 값을 저장하면 Trigger로 update 시 CM1에 반영됨


TOMO_CH1_SR1 레지스터@ 0xF0108048



Field	Bits	Туре	Description
SR1	[15:0]		TOM channel x shadow register SR1 for update of compare register CM1
Reserved	[31:16]	r	Reserved Read as zero, should be written as zero

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2964

Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2930



CNO 값이 0부터 증가하기 시작하여 CM1 값에 만나기 까지의 시간이, PWM 신호의 1주기 시간 중 차지하는 비율이 Duty Cycle (%)





Lab18: GTM 레지스터 설정 - TOMO_CH1_SR1 :PWM 신호의 duty cycle % 설정

```
70⊖ void initGTM(void)
       // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked</pre>
       // Modify Access to clear ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
        GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);  // wait until unlocked</pre>
        // Modify Access to set ENDINIT
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
       // GTM clock configuration
        GTM CMU FXCLK CTRL.U &= ~(0xF << FXCLK SEL BIT LSB IDX);
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
       GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;</pre>
                                                                         // enable all CMU FXCLK
        // GTM TOM0 PWM configuration
        GTM TOMO TGCO GLB CTRL.U |= 0x2 << UPEN CTRL1 BIT LSB IDX;
                                                                         // TOM channel 1 update enable
        GTM_TOM0_TGC0_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 on update trigger
        GTM_TOM0_TGC0_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                        // enable channel 1 output on update trigger
        GTM_TOM0_CH1_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
                                                                          // high signal level for duty cycle
        GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
                                                                         // continuous mode enable
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << TRIGOUT_BIT_LSB_IDX);</pre>
                                                                         // TRIG[x] = TRIG[x-1]
                                                                         // PWM freg. = 6250 kHz / 12500 = 500 Hz
        GTM_TOM0_CH1_SR0.U = 12500 - 1;
                                                                          // duty cycle = 1250 / 12500 = 10 % (temporary
11
        GTM_TOM0_CH1_SR1.U = 1250 - 1;
-13
        GTM TOUTSEL6.U &= ~(0x3 << SEL7 BIT LSB IDX);
                                                                          // TOUT103 --> TOM0 channel 1
14
                                                                         // 103 = 16 * 6 + 7
15 }
16
```



SW 프로그래밍

:GTM 레지스터의 각 영역(필드) LSB 비트 시작 위치 define 정의

레지스터에 값을 write할 때 shift되는 offset을 쉽게 사용하기 위한 define 작성

```
**********
26
   #include "Ifx Types.h"
28 #include "IfxCpu.h"
   #include "IfxScuWdt.h"
30
  #include "IfxCcu6 reg.h"
32 #include "IfxVadc reg.h"
  #include "IfxGtm reg.h"
                                           헤더 파일 참조 추가
```

```
89
 90 // GTM registers
 91 #define DISS BIT LSB IDX
 92 #define DISR BIT LSB IDX
 93 #define SEL7 BIT LSB IDX
 94 #define EN FXCLK BIT LSB IDX
    #define FXCLK SEL BIT LSB IDX
 97 // GTM - TOM0 registers
 98 #define UPEN CTRL1 BIT LSB IDX
                                        18
99 #define HOST TRIG BIT LSB IDX
                                        0
   #define ENDIS_CTRL1_BIT_LSB_IDX
101 #define OUTEN_CTRL1_BIT_LSB_IDX
                                        2
102 #define CLK SRC SR BIT LSB IDX
                                        12
103 #define OSM BIT LSB IDX
                                        26
   #define TRIGOUT BIT LSB IDX
   #define SL BIT LSB IDX
                                        11
106
```

GTM 레지스터 bit shift offset



SW <u>프로그</u>래밋

GTM 모듈 사용을 위한 초기화 함수 initGTM()

```
70⊖ void initGTM(void)
        // Password Access to unlock SCU WDTSCON0
73
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
74
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
75
76
        // Modify Access to clear ENDINIT
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);  // wait until locked</pre>
78
79
80
        GTM CLC.U &= ~(1 << DISR BIT LSB IDX); // enable GTM
81
82
        // Password Access to unlock SCU WDTSCON0
        SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) & ~(1 << LCK BIT LSB IDX)) | (1 << ENDINIT BIT LSB IDX);
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) != 0); // wait until unlocked</pre>
84
85
86
        // Modify Access to set ENDINIT
        SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
87
88
        while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);</pre>
89
90
        while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled
91
92
93
        // GTM clock configuration
                                                                         // input clock of CMU FXCLK --> CMU GCLK EN
        GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);</pre>
        GTM CMU CLK EN.U |= 0x2 << EN FXCLK BIT LSB IDX;
                                                                         // enable all CMU FXCLK
97
        // GTM TOM0 PWM configuration
98
        GTM TOMO TGCO GLB CTRL.U |= 0x2 << UPEN CTRL1 BIT LSB IDX;
                                                                         // TOM channel 1 update enable
99
00
        GTM TOM0 TGC0 ENDIS CTRL.U |= 0x2 << ENDIS CTRL1 BIT LSB IDX; // enable channel 1 on update trigger
01
02
        GTM TOMO TGCO OUTEN CTRL.U |= 0x2 << OUTEN CTRL1 BIT LSB IDX;
                                                                       // enable channel 1 output on update trigger
03
04
        GTM TOMO CH1 CTRL.U |= 0x1 << SL BIT LSB IDX;
                                                                         // high signal level for duty cycle
                                                                         // clock source --> CMU FXCLK(1) = 6250 kHz
05
        GTM TOMO CH1 CTRL.U |= 0x1 << CLK SRC SR BIT LSB IDX;
                                                                         // continuous mode enable
        GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
07
        GTM TOMO CH1 CTRL.U &= ~(0x1 << TRIGOUT BIT LSB IDX);
                                                                         // TRIG[x] = TRIG[x-1]
08
.09
        GTM TOM0 CH1 SR0.U = 12500 - 1;
                                                                         // PWM freg. = 6250 kHz / 12500 = 500 Hz
10
11
        GTM TOM0 CH1 SR1.U = 1250 - 1;
                                                                         // duty cycle = 1250 / 12500 = 10 % (temporary)
12
13
        GTM_TOUTSEL6.U &= ~(0x3 << SEL7_BIT_LSB_IDX);</pre>
                                                                         // TOUT103 --> TOM0 channel 1
                                                                         // 103 = 16 * 6 + 7
14
15 }
16
```



사용 설정 전, 보호 레지스터 잠금 해제 필요 :GTM 모듈 사용 설정 후, 보호 레지스터 잠금 재설정 필요

GTM 모듈 사용을 위한 초기화 함수 initGTM()

```
PW[7:2] 반전시켜
370@ void initGTM(void)
                                                                                                            Lock 상태를 해제하기 위한
                                                        LCK bit clear
                                                                              ENDINIT set
372
       // Password Access to
373
       SCU WDTCPU0 CON0.U =
                         ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
       while((SCU WDTCPU0 CONO.
374
                                                          // wait until unlocked
                                                                                                            Password Access
375
376
       // Modify Access to clear ENDINIT
                                                                                                            CPU0 ENDINIT clear 위한
377
       SCU WDTCPU0 CONO.U = ((SCU WDTCPU0 CONO.U ^ 0xFC) | (1 << LCK BIT LSB IDX)) & ~(1 << ENDINIT BIT LSB IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);</pre>
378
379
                                                                                                            Modify Access
380
       GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);</pre>
                                          // enabl GTM
381
382
       // Password Access to unlock SCU WDTSCON0
                                                                                                            Lock 상태를 해제하기 위한
       SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(\ << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
       while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0), // wit until unlocked
384
385
                                                                                                            Password Access
386
       // Modify Access to set ENDINIT
387
       SCU_WDTCPU0_CONO.U = ((SCU_WDTCPU0_CONO.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
       while((SCU WDTCPU0 CON0.U & (1 << LCK BIT LSB IDX)) == 0);
388
                                                                                                            CPUO ENDINIT set 위한
                                                                                                            Modify Access
                                                           ENDINIT set
```

SW <u>프로그</u>래밋 :GTM 모듈 설정

GTM 모듈 사용을 위한 초기화 함수 initGTM()

```
while((GTM CLC.U & (1 << DISS BIT LSB IDX)) != 0); // wait until GTM module enabled</pre>
// GTM clock configuration
GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);</pre>
                                                                  // input clock of CMU_FXCLK --> CMU_GCLK_EN
GTM CMU CLK EN.U |= 0x2 << EN FXCLK BIT LSB IDX;
                                                                  // enable all CMU FXCLK
// GTM TOM0 PWM configuration
GTM_TOM0_TGC0_GLB_CTRL.U |= 0x2 << UPEN_CTRL1_BIT_LSB_IDX;</pre>
                                                                  // TOM channel 1 update enable
GTM TOMO TGCO ENDIS CTRL.U |= 0x2 << ENDIS CTRL1 BIT LSB IDX;
                                                                  // enable channel 1 on update trigger
GTM TOMO TGCO OUTEN CTRL.U |= 0x2 << OUTEN CTRL1 BIT LSB IDX;
                                                                  // enable channel 1 output on update trigger
GTM TOMO CH1 CTRL.U |= 0x1 << SL BIT LSB IDX;
                                                                  // high signal level for duty cycle
                                                                  // clock source --> CMU FXCLK(1) = 6250 kHz
GTM_TOM0_CH1_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;</pre>
                                                                  // continuous mode enable
GTM_TOM0_CH1_CTRL.U &= ~(0x1 << OSM_BIT_LSB_IDX);</pre>
GTM TOMO CH1 CTRL.U &= ~(0x1 << TRIGOUT BIT LSB IDX);
                                                                  // TRIG[x] = TRIG[x-1]
GTM TOM0 CH1 SR0.U = 12500 - 1;
                                                                  // PWM freq. = 6250 kHz / 12500 = 500 Hz
GTM TOM0 CH1 SR1.U = 1250 - 1;
                                                                  // duty cycle = 1250 / 12500 = 10 % (temporary)
GTM_TOUTSEL6.U &= ~(0x3 << SEL7_BIT_LSB_IDX);</pre>
                                                                  // TOUT103 --> TOM0 channel 1
                                                                  // 103 = 16 * 6 + 7
```

GTM 모듈 설정

- GTM 모듈 enable
- TOM에서 사용하는 FXCLK 주파수 설정
- TOM을 제어하는 TGC에 대한 설정
- TOM0의 채널1에 대한 설정
- PWM 신호의 주기, Duty Cycle 설정
- PWM 신호가 출력될 핀 설정



SW <u>프로그</u>래밍

:VADC 모듈에서 변환된 디지털 값 사용

PWM Duty Cycle 제어

초기화 함수 호출

//initERU(); initCCU60(); initLED(); initRGBLED(); initVADC(); initGTM(); //initButton()

147 148

149

150

151

152

153

main 함수 작성

가변 저항에서 읽은 ADC 값의 범위에 따라 RGB LED on/off 결정

- RGB LED는 지난주 그대로.
- Red LED는 가변저항 전압 범 에 따라 계단형 밝기 변화 제어

```
initCCU60();
149
         initLED();
150
         initRGBLED();
151
         initVADC():
         initGTM();
         //initButton()
155
         GTM_TOM0_TGC0_GLB_CTRL.U |= 0x1 << HOST_TRIG_BIT_LSB_IDX;
                                                                         // trigger update request signal
156
157
         while(1)
158
159
             VADC startConversion();
160
             unsigned int adcResult = VADC readResult();
161
             for(unsigned int i = 0; i < 100; i++);
163
             if( adcResult >= 3096 )
164
165
                 P02 OUT.U |= 0x1 << P7 BIT LSB IDX;
166
                 P10_OUT.U &= ~(0x1 << P5_BIT_LSB_IDX);
167
                 P10 OUT.U &= ~(0x1 << P3 BIT LSB IDX);
                 GTM_TOM0_CH1_SR1.U = 0;
169
170
171
             else if( adcResult >= 2048 )
172
                 P02_OUT.U &= ~(0x1 << P7_BIT_LSB_IDX);
173
174
                 P10 OUT.U |= 0x1 << P5 BIT LSB IDX;
175
                 P10_OUT.U &= ~(0x1 << P3_BIT_LSB_IDX);
176
                 GTM TOM0 CH1 SR1.U = 1000
178
179
             else if( adcResult >= 1024 )
180
181
                 P02_OUT.U &= ~(0x1 << P7_BIT_LSB_IDX);
182
                 P10_OUT.U &= ~(0x1 << P5_BIT_LSB_IDX);
183
                 P10_OUT.U |= 0x1 << P3_BIT_LSB_IDX;
185
                 GTM_TOM0_CH1_SR1.U = 7000;
187
                 P02 OUT.U |= 0x1 << P7 BIT LSB IDX;
189
                 P10 OUT.U |= 0x1 << P5_BIT_LSB_IDX;
190
                 P10 OUT.U = 0x1 << P3 BIT LSB IDX;
191
192
193
                 GTM TOM0 CH1 SR1.U = 12500:
194
195
196
197
         return (1);
198 }
100
```


처음 update trigger 발생 → 이후에는 continuous 모드이므로 자동으로 trigger 발생

가변 저항에서 읽은 ADC 값의 범위에 따라 LED RED에 연결된 PWM 신호 Duty Cycle 변경



Build 및 Debug


- 프로젝트 빌드 (ctrl + b)
- 디버그 수행하여 보드에 실행 파일 flash







동작 확인

가변 저항을 돌리면 변화하는 ADC 값에 따라 RGB LED 색 뿐만 아니라, PWM 신호 Duty Cycle 변화에 의해 LED RED 의 밝기 또한 변하는 모습 확인 가능









adcValue >= 3096

adcValue >= 2048

adcValue >= 1024

adcValue < 1024

보충 Lab: 가변저항값에 따라 연속적인 LED Dimming

```
GTM_TOMO_TGCO_GLB_CTRL.U |= 0x1 << HOST_TRIG_BIT_LSB_IDX;</pre>
unsigned short duty = 0;
while(1)
    VADC_startConversion();
    unsigned int adcResult = VADC_readResult();
    duty = 12500 * adcResult / 4096;
    GTM_TOMO_CH1_SR1.U = duty;
return (1);
```

보충 Lab: RGB LED에 대해 Dimming을 시도해보자 (1/3)

```
// set TGCO to enable GTM TOMO channel 2, 3, 15
GTM_TOMO_TGCO_GLB_CTRL.B.UPEN_CTRL2 |= 0x2; // TOMO channel 2 enable
GTM_TOMO_TGCO_GLB_CTRL.B.UPEN_CTRL3 |= 0x2; // TOMO channel 3 enable
GTM_TOMO_TGC1_GLB_CTRL.B.UPEN_CTRL7 |= 0x2; // TOMO channel 15 enable
GTM_TOMO_TGCO_ENDIS_CTRL.B.ENDIS_CTRL2 |= 0x2;
                                                // enable channel 2 on update trigger
GTM_TOMO_TGCO_ENDIS_CTRL.B.ENDIS_CTRL3 |= 0x2;
                                                // enable channel 3 on update trigger
                                                // enable channel 15 on update trigger
GTM_TOMO_TGC1_ENDIS_CTRL.B.ENDIS_CTRL7 |= 0x2;
GTM_TOMO_TGCO_OUTEN_CTRL.B.OUTEN_CTRL2 |= 0x2;
                                                // enable channel 2 output on update trigger
                                                // enable channel 3 output on update trigger
GTM_TOMO_TGCO_OUTEN_CTRL.B.OUTEN_CTRL3 |= 0x2;
GTM_TOMO_TGC1_OUTEN_CTRL.B.OUTEN_CTRL7 |= 0x2;
                                                 // enable channel 15 output on update trigger
```

보충 Lab: RGB LED에 대해 Dimming을 시도해보자 (2/3)

```
// TOM 0_2
GTM_TOMO_CH2_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
GTM_TOMO_CH2_CTRL.U &= ~(0x7 << CLK_SRC_SR_BIT_LSB_IDX);</pre>
GTM_TOMO_CH2_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;</pre>
GTM_TOMO_CH2_SRO.U = 12500 - 1;
//GTM_TOMO_CH2_SR1.U = 12500 - 1;
// TOM 0_3
GTM_TOMO_CH3_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;</pre>
GTM_TOMO_CH3_CTRL.U &= ~(0x7 << CLK_SRC_SR_BIT_LSB_IDX);</pre>
GTM_TOMO_CH3_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;</pre>
                                                            // PWI
GTM_TOMO_CH3_SRO.U = 12500 - 1;
//GTM_TOMO_CH3_SR1.U = 125 - 1;
                                                             // di
// TOM 0_15
GTM_TOMO_CH15_CTRL.B.CLK_SRC_SR |= 0x1;
                                              // clock source
GTM_TOMO_CH15_SR0.U = 12500 - 1;
//GTM_TOMO_CH15_SR1.U = 125 - 1;
 // TOUT pin selection
 GTM_TOUTSEL6.U &= ~(0x3 << SEL7_BIT_LSB_IDX);</pre>
 GTM_TOUTSELO.U &= ~(0x3 << SEL7_BIT_LSB_IDX);</pre>
 GTM_TOUTSEL6.U &= ~(0x3 << SEL11_BIT_LSB_IDX);</pre>
 GTM_TOUTSEL6.U &= ~(0x3 << SEL9_BIT_LSB_IDX);</pre>
```



보충 Lab: RGB LED에 대해 Dimming을 시도해보자 (3/3)

```
GTM_TOMO_TGCO_GLB_CTRL.U |= 0x1 << HOST_TRIG_BIT_LSB_IDX;</pre>
GTM_TOMO_TGC1_GLB_CTRL.U |= 0x1 << HOST_TRIG_BIT_LSB_IDX;</pre>
unsigned short duty = 0;
while(1)
    VADC_startConversion();
    unsigned int adcResult = VADC_readResult();
    duty = 12500 * adcResult / 4096;
    GTM_TOMO_CH2_SR1.U = duty;
    GTM_TOMO_CH3_SR1.U = duty;
    GTM_TOMO_CH15_SR1.U = duty;
return (1);
```

보충 Lab: Buzzer를 Drive해보자 (1/2)

```
void initBuzzer(void)
    P02_IOCR0.B.PC3 = 0x11;
```

PWM에 인가되는 클럭은 6250KHz

```
void initGTM(void)
  // set GTM TOMO channel 11 - Buzzer
  GTM_TOMO_TGC1_GLB_CTRL.B.UPEN_CTRL3
                                          = 0x2;
                                                                   // TOMO channel 11 enable
                                                                    // enable channel 11 on update trigger
  GTM_TOMO_TGC1_ENDIS_CTRL.B.ENDIS_CTRL3 |= 0x2;
                                                                    // enable channel 11 output on update trigger
  GTM_TOMO_TGC1_OUTEN_CTRL.B.OUTEN_CTRL3 |= 0x2;
  // TOM 0_11
                                                                  // high signal level for duty cycle
  GTM_TOMO_CH11_CTRL.B.SL = 0x1;
                                                                  // clock source --> CMU_FXCLK(1) = 6250 kHz
  GTM_TOMO_CH11_CTRL.B.CLK_SRC_SR = 0x1;
                                                                  // PWM freq. = 6250 kHz / 12500 = 500 Hz
  GTM_TOMO_CH11_SRO.B.SRO = 12500 - 1;
                                                                  // duty cycle = 6250 / 12500 = 50 %
  GTM_TOMO_CH11_SR1.B.SR1 = 6250 - 1;
  // TOUT pin selection
   GTM_TOUTSELO.B.SEL3 = 0x0;
                                                                  // TOUT3 --> TOMO channel 11
```



보충 Lab: Buzzer를 Drive해보자 (1/2)

```
// from 3 octave C ~ 4 octave C {C, D, E, F, G, A, B, C} unsigned int duty[8] = {130, 146, 164, 174, 195, 220, 246, 262};
```

```
while(1)
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SRO.B.SRO = 6250000 / duty[0];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[0];
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SR0.B.SR0 = 6250000 / duty[1];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[1];
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SRO.B.SRO = 6250000 / duty[2];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[2];
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SRO.B.SRO = 6250000 / duty[3];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[3];
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SRO.B.SRO = 6250000 / duty[4];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[4];
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SRO.B.SRO = 6250000 / duty[5];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[5];
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SRO.B.SRO = 6250000 / duty[6];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[6];
    for(unsigned int i = 0; i < 1000000000; i++);</pre>
    GTM_TOMO_CH11_SRO.B.SRO = 6250000 / duty[7];
    GTM_TOMO_CH11_SR1.B.SR1 = 3125000 / duty[7];
```

AI-SOC LAD HYDIOAI

6250khz -> 초당 카운터값 6250000번 증가 → SR0 (period) 6250000 설정시 1초 지나면 period match됨, 따라서 주기 1Hz PWM 생성됨

따라서 SR0 = 1/130인가시, 카운터 match값이 1/130로 줄어들므로, 130배 빠른속도로 match된다 따라서 130Hz PWM만들어진다.

SR1은 50%로 해서 duty 50%로 설정

감사합니다. 휴식~~

