

# 임베디드 기반 SW 개발 프로젝트


## AURIX TC275 보드 PWM 사용하여 Buzzer 제어

- Buzzer -

현대자동차 입문교육  
박대진 교수


# 실습 목표

1. PWM 출력의 주기(period)를 제어해서 부저(Buzzer)의 음계를 변화시켜 본다.



# 사용된 약어 정리


- PWM (Pulse Width Modulation)
- GTM (Generic Timer Module)
- CMU (Clock Management Unit)
- EGU (External Generation Unit)
- FXU (Fixed Clock Generation Unit)
- TOM (Timer Output Module)
- TGC (TOM Global Control Unit)




# PWM (Pulse Width Modulation) 이란?

- PWM (Pulse Width Modulation) : One sample → express **ratio of HIGH value** in one cycle  
= duty cycle



sample value : 100



# T축의 변조로, Y값을 제어하는 방법




전압 Y를 고정(5V) 시켜두고  
t축 Edge를 modulation



# Buzzer 회로 구조 파악


## : 확장 보드 PCB에 Buzzer가 연결된 회로

- 확장 보드의 Buzzer를 사용하기 위해서는 TC275 보드의 어떤 핀이 Easy Module Shield 확장 보드의 Buzzer와 연결되어 있는지 알아야 함  
→ 데이터 시트 분석 필요



# 회로도 @ 확장 보드 데이터 시트

## : Buzzer 회로 부분 확인




# Pin Map @ TC275 보드

## : Buzzer와 TC275 보드 핀과의 회로 연결 정보 확인

- 앞서 Buzzer는 확장 보드의 핀 D5에 연결 되어있는 것을 확인  
→ 그렇다면 확장 보드의 핀 D5는 TC275 보드의 어느 핀에 연결?

Infineon-ShieldBuddy\_TC275 -UM-v02\_08-EN.pdf p.44



Infineon-ShieldBuddy\_TC275 -UM-v02\_08-EN.pdf p.42


Infineon-ShieldBuddy\_TC275 -UM-v02\_08-EN.pdf p.46

# Buzzer를 제어하려면...

- Buzzer의 음계를 결정하려면 MCU P02.3핀에 적합한 주기(period)의 PWM 신호를 인가해야 함**

( 단위 : Hz )

음계 온타브	1	2	3	4	5	6	7	8
C(도)	32.7032	65.4064	130.8128	261.6256	523.2511	1046.502	2093.005	4186.009
C#	34.6478	69.2957	138.5913	277.1826	554.3653	1108.731	2217.461	4434.922
D(레)	36.7081	73.4162	146.8324	293.6648	587.3295	1174.659	2349.318	4698.636
D#	38.8909	77.7817	155.5635	311.1270	622.2540	1244.508	2489.016	4978.032
E(파)	41.2034	82.4069	164.8138	329.6276	659.2551	1318.510	2637.020	5274.041
F(파)	43.6535	87.3071	174.6141	349.2282	698.4565	1396.913	2793.826	5587.652
F#	46.2493	92.4986	184.9972	369.9944	739.9888	1479.978	2959.955	5919.911
G(솔)	48.9994	97.9989	195.9977	391.9954	783.9909	1567.982	3135.963	6271.927
G#	51.9130	103.8262	207.6523	415.3047	830.6094	1661.219	3322.438	6644.875
A(라)	55.0000	110.0000	220.0000	440.0000	880.0000	1760.000	3520.000	7040.000
A#	58.2705	116.5409	233.0819	466.1638	932.3275	1864.655	3729.310	7458.620
B(시)	61.7354	123.4708	246.9417	493.8833	987.7666	1975.533	3951.066	7902.133



# GPIO 레지스터 설정

## : 핀의 입출력 방향 및 출력값 설정

- P02.3, 핀의 PWM 출력 모드 동작을 위해서는 GPIO Port 레지스터 항목에서
  - **P02\_IOCR0**
- 1가지 레지스터에 설정이 필요함
  - **GTM 모듈의 PWM 출력 신호를 사용하도록**

Table 13-14 Port 02 Functions (cont'd)


Port Pin	I/O	Pin Functionality	Associated Reg./ I/O Line	Port I/O Control Select.	
				Reg./Bit Field	Value
P02.3	I	General-purpose input	P02_IN.P3	P02_IOCR0. PC3	0XXXX <sub>B</sub>
		GTM input	TIN3		
		CAN node 2 input	RXDCAN2B		
		ERAY input	RXDB2		
		PSI5 input	PSIRX0B		
		DSADC input	DSCIN5B		
		MSC1 input	SDI11		
		CIF input	CIFD3		
		ASCLIN1 input	ARX1G		
	O	General-purpose output	P02_OUT.P3		1X000 <sub>B</sub>
		GTM output	TOUT3		1X001 <sub>B</sub>
		ASCLIN2 output	ASLSO2		1X010 <sub>B</sub>
		QSPI3 output	SLSO34		1X011 <sub>B</sub>
		DSADC output	DSCOUT5		1X100 <sub>B</sub>

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.1152

# PWM 신호 생성 flow

## : GTM 모듈의 시스템 clock 사용한 PWM 신호 출력

- GTM (Generic Timer Module) 에는 다양한 기능을 가지는 submodule 들이 존재
  - ATOM, BRC, MCS, PSM, SPE, TIM, TOM 등 ...
- 본 실습에서 사용하는 PWM 기능은 **TOM (Timer Output Module)** 을 사용함



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf  
p.2731

Figure 25-1 GTM Architecture Block Diagram

# GTM (Generic Timer Module) 사용을 위한 레지스터 설정 : GTM 모듈 enable 위해서는 보호 레지스터 잠금 해제 필요

- GTM 모듈 사용을 위해 Clock Control 레지스터에서 **GTM 모듈 enable** 필요
- GTM 레지스터 항목에서
  - **CLC** 레지스터 설정 필요
- GTM\_CLC 레지스터는 System Critical 레지스터이므로 CPU ENDINIT 해제 후 수정해야함
- (CPU0 만을 사용하므로) SCU 레지스터 항목에서
  - **WDTCPU0CON0** 레지스터 설정 필요

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf](#) p.3469

Table 25-64 Registers Overview - GTM Control Registers

Short Name	Description	Offset Addr.	Access Mode		Reset	Description Sec
			Read	Write		
CLC	Clock Control Register	9FD00 <sub>H</sub>	U, SV	S, E, P	Application	<a href="#">Page 25-74</a> 9
TIMOINSE	TIMO Input Select Register	9FD10 <sub>H</sub>	U, SV	U, SV, D	Application	<a href="#">Page 25-77</a> 2

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf](#) p.650

- “CE0” - writeable only when CPU0 ENDINIT bit is zero
- “CE1” - writeable only when CPU1 ENDINIT bit is zero
- “CE2” - writeable only when CPU2 ENDINIT bit is zero
- “E” - writeable when any (one or more) CPUx ENDINIT bit is zero
- “SE” - writeable only when Safety ENDINIT bit is zero
- None of the above - accessible at any time

# SCU 레지스터 설정 – WDTCPUOCON0

## : GTM 모듈 사용 설정 과정을 보호하는 레지스터

### 1. SCU 레지스터 영역의 주소 찾기

- 시작 주소 (Base address)
- **= 0xF0036000**



Reserved	$F003\ 5200_H$ - $F003\ 5FFF_H$	~	SPBBE	SPBBE
System Control Unit (SCU)	$F003\ 6000_H$ - $F003\ 63FF_H$	1 Kbyte	access	access
Reserved	$F003\ 6400_H$ - $F003\ 67FF_H$	~	SPBBE	SPBBE
Safety Management Unit (SMU)	$F003\ 6800_H$ - $F003\ 6FFF_H$	~	access	access

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.230

### 2. 사용할 레지스터의 주소 찾기

- **WDTCPUOCON0** 의 Offset Address = **0x100**

$$\rightarrow \text{WDTCPUOCON0 레지스터 주소} = 0xF0036000 + 0x100 = \textcolor{red}{0xF0036100}$$

Table 7-28 Register Overview of SCU (Offset from Main Register Base)

Short Name	Long Name	Offset Addr. 1)	Access Mode		Reset	Description See
			Read	Write		
EMSR	Emergency Stop Register	$0FC_H$	U, SV	SV, SE, P	Application Reset	<a href="#">Page 7-291</a>
WDTCPUOCON0	CPU0 WDT Control Register 0	$100_H$	U, SV	U, SV, 32,(CPU 0 <sup>2</sup> )	Application Reset	<a href="#">Page 7-276</a>
WDTCPUOCON1	CPU0 WDT Control Register 1	$104_H$	U, SV	SV,	Application	<a href="#">Page</a>

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.697

# SCU 레지스터 설정 – WDTCPUOCONO

## :GTM 모듈 사용하도록 설정 위해 보호 레지스터 잠금 해제

3. Password Access 를 통해 WDTCPUOCONO 레지스터의 Lock 상태를 해제해야 함

- 1) WDTCPUOCONO 레지스터를 읽어 WDTCPUOCONO.REL, WDTCPUOCONO.PW 영역의 값을 확인



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.661

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.662

PW	[15:2]	rwh	A modify access does not clear LCK. User-Definable Password Field for Access to WDTxCON0 This bit field is written with an initial password value during a Modify Access. A read from this bitfield returns this initial password, but bits [7:2] are inverted (toggled) to ensure that a simple read/write is not sufficient to service the WDT.
----	--------	-----	--

단, PW 영역의 일부 PW[7:2] 는 반전해서 읽어야 함

- 2) Write 할 값은 1)에서 읽은 REL 과 PW 의 조합으로 결정

**[31:16] = REL, [15:2] = PW, [1] = “0”, [0] = “1”**

- 3) 결정한 32bit 값을 WDTCPUOCONO 레지스터에 한 번에 write
- 4) WDTCPUOCONO 레지스터의 1번째 bit LCK 를 읽어서 Lock 상태가 해제되었는지 확인  
Lock 상태가 해제되면 LCK bit 가 0으로 읽힘

# Lab1: 헤더 파일 작성

## :GTM 레지스터의 각 영역(필드) LSB 비트 시작 위치 define 정의

- 레지스터에 값을 write할 때 shift되는 offset을 쉽게 사용하기 위한 define 작성

```
--  
26 // *****  
27 #include "Ifx_Types.h"  
28 #include "IfxCpu.h"  
29 #include "IfxScuWdt.h"  
30  
31 #include "IfxCcu6_reg.h"  
32 #include "IfxVadc_reg.h"  
33 #include "IfxGtm_reg.h"  
34
```

→ 헤더 파일 참조 추가

```
10 // GTM registers  
11 #define DISS_BIT_LSB_IDX 1  
12 #define DISR_BIT_LSB_IDX 0  
13 #define SEL3_BIT_LSB_IDX 6  
14 #define EN_FXCLK_BIT_LSB_IDX 22  
15 #define FXCLK_SEL_BIT_LSB_IDX 0  
16  
17 // GTM - TDM0 registers  
18 #define UPEN_CTRL3_BIT_LSB_IDX 22  
19 #define HOST_TRIGGER_BIT_LSB_IDX 0  
20 #define ENDIS_CTRL3_BIT_LSB_IDX 6  
21 #define OUTEN_CTRL3_BIT_LSB_IDX 6  
22 #define FUPD_CTRL1_BIT_LSB_IDX 2  
23 #define CLK_SRC_SR_BIT_LSB_IDX 12  
24 #define SL_BIT_LSB_IDX 11  
25 #define OSM_BIT_LSB_IDX 26  
26 #define TRIGOUT_BIT_LSB_IDX 24  
27
```



GTM 레지스터 bit shift offset

# Lab2: SCU 레지스터 설정 – WDTCPU0CON0

## :GTM 모듈 사용하도록 설정 위해 보호 레지스터 잠금 해제

```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;            // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;          // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                         // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418 }
```

# GTM 레지스터 설정 – CLC

## 1. GTM 레지스터 영역의 주소 찾기

- 시작 주소 (Base address)
- = **0xF0100000**



[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf p.232](#)

(I2CU)	F00D 00FF <sub>H</sub>	byte		
Reserved	F00D 0100 <sub>H</sub> - F00F FFFF <sub>H</sub>	-	SPBBE	SPBBE
Global Timer Module (GTM)	F010 0000 <sub>H</sub> - F019 FFFF <sub>H</sub>	640 Kbyte	access	access
Reserved	F01A 0000 <sub>H</sub> - F7FF FFFF <sub>H</sub>		SPBBE	SPBBE
Reserved	F800 0000		SPIDE	SPIDE

## 2. 사용할 레지스터의 주소 찾기

- CLC 의 Offset Address = **0x9FD00**

$$\rightarrow \text{CLC 레지스터 주소} = 0xF0100000 + 0x9FD00 = \textcolor{red}{\mathbf{0xF019FD00}}$$

Table 25-64 | Registers Overview - GTM Control Registers

Short Name	Description	Offset Addr.	Access Mode		Reset	Description See
			Read	Write		
CLC	Clock Control Register	9FD00 <sub>H</sub>	U, SV	SV, E, P	Application	<a href="#">Page 25-74 9</a>
TIM0INSEL	TIM0 Input Select Register	9FD10 <sub>H</sub>	U, SV	U, SV, P	Application	<a href="#">Page 25-77 3</a>
TIM1INSEL	TIM1 Input Select Register	9FD14 <sub>H</sub>	U, SV	U, SV, P	Application	<a href="#">Page 25-77 2</a>

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf p.3469](#)


# GTM 레지스터 설정 – CLC

## :GTM 모듈 사용 설정

### 3. 레지스터 write 값 결정

- GTM 모듈을 enable 하기 위해 **DISR** 영역에 **0x1 write**
- GTM 모듈을 enable 된 것을 확인하기 위해 **DISS** 영역의 값이 “0”인지 확인 (만약 **enable** 되지 않았다면 “1”의 값 유지)

### CLC 레지스터 @ 0xF019FD00



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.3476

Field	Bits	Type	Description
DISR	0	rw	<b>Module Disable Request Bit</b> Used for enable/disable control of the module 0 <sub>B</sub> Module disable is not requested. 1 <sub>B</sub> Module disable is requested.
DISS	1	rh	<b>Module Disable Status Bit</b> Bit indicates the current status of the module. 0 <sub>B</sub> Module is enabled. 1 <sub>B</sub> Module is disabled.
EDIS	3	rw	<b>Sleep Mode Enable Control</b>

# Lab3: GTM 레지스터 설정 – CLC

## :GTM 모듈 사용 설정


```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;         // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                         // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418 }
```

# SCU 레지스터 설정 – WDTCPUOCONO

## :GTM 모듈 사용 설정 후, 보호 레지스터 잠금 설정

4. **Modify Access** 를 통해 WDTCPUOCONO 레지스터의 CPUO ENDINIT을 set/clear 함

- 1) WDTCPUOCONO 레지스터를 읽어 **WDTCPUOCONO.REL**, **WDTCPUOCONO.PW** 영역의 값을 확인



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.662

PW	[15:2]	rwh	User-Definable Password Field for Access to WDTxCONO
			This bit field is written with an initial password value during a Modify Access. A read from this bitfield returns this initial password, but bits [7:2] are inverted (toggled) to ensure that a simple read/write is not sufficient to service the WDT.

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.661

단, PW 영역의 일부 PW[7:2] 는 반전해서 읽어야 함

- 2) Write 할 값은 1)에서 읽은 REL 과 PW 의 조합으로 결정

**[31:16] = REL, [15:2] = PW, [1] = “1”**

- 3) 0번째 bit **ENDINIT**을 설정하려면 **[0] = “1”**, 해제하려면 **“0”** 값을 write

- 4) 결정한 32bit 값을 WDTCPUOCONO 레지스터에 한 번에 write

- 5) WDTCPUOCONO 레지스터의 1번째 bit LCK 를 읽어서 Lock 상태가 설정되었는지 확인  
Lock 상태가 설정되면 LCK bit 가 1로 읽힘

5. **Modify Access** 를 통해 CPUO ENDINIT을 해제하면 레지스터 수정 후 반드시 CPUO ENDINIT을 재설정해줘야 함

# Lab4: SCU 레지스터 설정 – WDTCPU0CON0


## :GTM 모듈 사용 설정 후, 보호 레지스터 잠금 설정

```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;          // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                         // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418 }
```


# PWM 신호 생성 flow

## :CMU 내부에 FXU에서 TOM이 사용할 clock 생성

- GTM – TOM에서 사용되는 clock 신호의 생성은 **CMU (Clock Management Unit)** 가 담당
  - TOM은 CMU에서 생성되는 clock 신호 중, **FXU (Fixed Clock Generation Unit)**에서 생성되는 clock들을 사용함
- FXU에 입력되는 clock 신호, FXU에서 TOM으로 공급되는 clock 신호에 대한 설정 필요



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2829



# GTM 사용을 위한 레지스터 설정

## :FXU에서 GTM 내부 TOM이 사용할 clock 생성

- GTM 모듈에서 TOM으로 clock 을 전달해주는 역할은 CMU 가 담당하며, **TOM은 FXU에서 생성하는 FXCLK를 사용함**  
→ FXU가 사용할 Clock, FXCLK의 주파수, 번호 등의 결정 필요
- GTM 레지스터 항목에서
  - **CMU\_CLK\_EN** 레지스터 설정 필요
  - **CMU\_FXCLK\_CTRL** 레지스터 설정 필요

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2829





Figure 25-17 CMU Block Diagram

# GTM 레지스터 설정 – CMU\_FXCLK\_CTRL

1. GTM 레지스터 영역의 주소 찾기
  - 시작 주소 (Base address) = **0xF0100000**
2. 사용할 레지스터의 주소 찾기
  - **CMU\_FXCLK\_CTRL** 의 Offset Address = **0x344**  
→ CMU\_FXCLK\_CTRL 레지스터 주소 =  $0xF0100000 + 0x344 = \text{0xF0100344}$

## CMU\_FXCLK\_CTRL 레지스터 @ 0xF0100344



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2844

# GTM 레지스터 설정 – CMU\_FXCLK\_CTRL


## :FXU에서 생성할 clock에 대한 설정

### 3. 레지스터 write 값 결정

- CMU 내부의 FXU에 대한 clock으로 GTM 모듈의 입력 clock인 **CMU\_GCLK\_EN**을 사용하기 위해 **FXCLK\_SEL** 영역에 **0x0 write**

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2829

### CMU\_FXCLK\_CTRL 레지스터 @ 0xF0100344



GTM 모듈에  
입력되는 system  
clock을 FXU로 입력




Figure 25-17 CMU Block Diagram

# Lab5: GTM 레지스터 설정 – CMU\_FXCLK\_CTRL


## :FXU에서 생성할 clock에 대한 설정

```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM module config
397     GTM_CMU_FXCLK_CTRL.U &= ~0xF << FXCLK_SEL_BIT_LSB_IDX);    // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;    // enable all CMU_FXCLK
399
400
401     // set GTM T0M0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;    // T0M0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;    // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;    // enable channel 11 output on update trigger
405
406
407     // T0M0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;    // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;    // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~0x0 << OSM_BIT_LSB_IDX;    // continuous mode
411     GTM_TOM0_CH11_CTRL.U |= ~0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;    // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;    // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);    // TOUT3 --> T0M0 channel 11
417 }
418
```

# GTM 레지스터 설정 – CMU\_CLK\_EN

1. GTM 레지스터 영역의 주소 찾기
  - 시작 주소 (Base address) = **0xF0100000**
2. 사용할 레지스터의 주소 찾기
  - **CMU\_CLK\_EN** 의 Offset Address = **0x300**  
→ CMU\_CLK\_EN 레지스터 주소 =  $0xF0100000 + 0x300 = \text{0xF0100300}$

## CMU\_CLK\_EN 레지스터 @ 0xF0100300



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2835

# GTM 레지스터 설정 – CMU\_CLK\_EN


## :FXU에서 생성할 clock에 대한 설정

### 3. 레지스터 write 값 결정

- TOM은 FXU에서 생성하는 FXCLK를 사용
- FXCLK를 사용하기 위해 **EN\_FXCLK\_SEL** 영역에 **0x2 write**

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2829


### CMU\_CLK\_EN 레지스터 @ 0xF0100300



2			see bits [1:0]
EN_FXCLK	[23:22]	RW	Enable all CMU_FXCLK see bits [1:0]
K			Note: An enable to EN_FXCLK from disable state will be reset internal fixed clock counters.
Reserved	[31:24]	r	Reserved

- 00<sub>B</sub> clock source is disabled (ignore write access)
- 01<sub>B</sub> disable clock signal and reset internal states
- 10<sub>B</sub> enable clock signal
- 11<sub>B</sub> clock signal enabled (ignore write access)

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2835



# Lab6: GTM 레지스터 설정 – CMU\_CLK\_EN

## :FXU에서 생성할 clock에 대한 설정

```
373 void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U |= ~0x1F << FXCLK_SEL_BTT_LSB_IDX);    // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;    // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;    // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;    // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;    // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;    // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;    // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);    // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;    // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;    // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);    // TOUT3 --> TOM0 channel 11
417 }
418 }
```


94 #define EN\_FXCLK\_BIT\_LSB\_IDX

22

# PWM 신호 생성 flow

## :TOM에서 PWM 출력 신호 생성

- PWM 기능을 사용하기 위한 TOM의 구조
- TOM은 TGC (TOM Global Channel Control)의 제어를 받아 출력 신호를 생성  
→ TOM의 기능 중, PWM 기능을 사용하기 위한 설정 필요
- TOM의 출력은 MCU의 핀으로 바로 출력 가능, 사용하려는 핀이 TOM의 어떤 Channel과 연결되어 있는지 확인 필요



Infineon-TC27x D-step-UM-v02 02-EN.pdf p.2918




Figure 25-32 TOM Block diagram

# GTM 사용을 위한 레지스터 설정

## :GPIO 출력을 GTM 출력으로 사용하는 설정

- PWM 신호를 통해 밝기를 제어할 LED RED가 연결된 핀은 P10.1

Table 13-14 Port 02 Functions (cont'd)

Port Pin	I/O	Pin Functionality	Associated Reg./ I/O Line	Port I/O Control Select.	
				Reg./Bit Field	Value
P02.3	I	General-purpose input	P02_IN.P3	P02_IOCR0. PC3	0XXXX <sub>B</sub>
		GTM input	TIN3		
		CAN node 2 input	RXDCAN2B		
		ERAY input	RXDB2		
		PSI5 input	PSIRX0B		
		DSADC input	DSCIN5B		
		MSC1 input	SDI11		
		CIF input	CIFD3		
		ASCLIN1 input	ARX1G		
	O	General-purpose output	P02_OUT.P3	1X000 <sub>B</sub>	1X000 <sub>B</sub>
		GTM output	TOUT3		1X001 <sub>B</sub>
		ASCLIN2 output	ASLSO2		1X010 <sub>B</sub>
		QSPI3 output	SLSO34		1X011 <sub>B</sub>
		DSADC output	DSCOUT5		1X100 <sub>B</sub>
		Reserved	—		1X101 <sub>B</sub>
		Reserved	—		1X110 <sub>B</sub>
		CCU60 output	COUT61		1X111 <sub>B</sub>

P02.3 핀의 GPIO 출력을 GTM 출력으로 사용하기 위해 →  
포트의 I/O Control 레지스터 설정 필요

- GPIO P02 레지스터 항목에서
  - IOCR0 레지스터 설정 필요

# GPIO 레지스터 설정 – P02 Address 계산

## : Port 02의 각 레지스터가 위치한 주소 확인

### 3. 사용할 특정 레지스터의 주소 찾기

– P02\_IOCRO Offset Address = 0x0010

→ P02\_IOCRO 레지스터 주소

→ = 0xF003A200 + 0x0010 = **0xF003A210**

Table 13-4 Registers Overview

Register Short Name	Register Long Name	Offset Address	Access Mode		Reset	Desc. see
			Read	Write		
Pn_OUT	Port n Output Register	0000 <sub>H</sub>	U, SV	U, SV, P	Application Reset	<a href="#">Page 13-3 8</a>
Pn_OMR	Port n Output Modification Register	0004 <sub>H</sub>	U, SV	U, SV, P	Application Reset	<a href="#">Page 13-3 9</a>
ID	Module Identification Register	0008 <sub>H</sub>	U, SV	BE	Application Reset	<a href="#">Page 13-1 3</a>
Pn_IOCRO	Port n Input/Output Control Register 0	0010 <sub>H</sub>	U, SV	U, SV, P	Application Reset	<a href="#">Page 13-1 4</a>
Pn_IOCRA	Port n Input/Output Control Register A	0014 <sub>H</sub>	U, SV	U, SV, P	Application Reset	<a href="#">Page 13-1 4</a>



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.1074

# GPIO 레지스터 설정 – P02 I/O 모드

## : Port 02의 핀 3을 GTM 출력 모드로 사용

- P02.3 을 General Purpose Output (push-pull)가 아닌 GTM 모듈의 출력으로 사용하기 위해 P02\_IOCR0 레지스터에 어떤 값을 써야 하는지 확인 → 0x11 write (예전에 단순 GPIO 출력으로 쓸 때는 0x10를 썼다)

### P02\_IOCR0 레지스터 @ 0xF003A210

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PC3		0		PC2		0									
					r										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PC1		0		PC0		0									
					r										

Field	Bits	Type	Description
PC0, PC1, PC2, PC3	[7:3], [15:11], [23:19], [31:27]	rw	Port Control for Port n Pin 0 to 3 This bit field determines the Port n line x functionality (x = 0-3) according to the coding table (see Table 13-5).
0	[2:0], [10:8], [18:16], [26:24]	r	Reserved Read as 0; should be written with 0.

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.1080

Table 13-14 Port 02 Functions (cont'd)

Port Pin	I/O	Pin Functionality	Associated Reg./I/O Line	Port I/O Control Select.
			Reg./Bit Field	Value
P02.3	I	General-purpose input	P02_IN.P3	P02_IOCR0. PC3
		GTM input	TIN3	0XXXX <sub>B</sub>
		CAN node 2 input	RXDCAN2B	
		ERAY input	RXDB2	
		PSI5 input	PSIRX0B	
		DSADC input	DSCIN5B	
		MSC1 input	SDI11	
		CIF input	CIFD3	
		ASCLIN1 input	ARX1G	
	O	General purpose output	P02_OUT.P2	1X000 <sub>B</sub>
		GTM output	TOUT3	1X001 <sub>B</sub>
		ASCLIN2 output	ASLSO2	1X010 <sub>B</sub>
		QSPI13 output	SLSO34	1X011 <sub>B</sub>
		DSADC output	DSCOUT5	1X100 <sub>B</sub>
		Reserved	–	1X101 <sub>B</sub>
		Reserved	–	1X110 <sub>B</sub>
		CCU60 output	COUT61	1X111 <sub>B</sub>

what?

- GTM 출력 모드로 사용하기 위해 0x11 (10001b) 값을 PC1 영역에 write

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.1152

2022 Embedded System C Programming - Daejin Park @ KNU AI-SoC Lab

33/80

# Lab7: P02 레지스터 설정 – IOCR0

:GPIO 출력 모드를 GTM 생성 출력으로 설정

*initBuzzer()* 작성

```
④ void initBuzzer(void)
{
    P02_IOCR0.B.PC3 = 0x11;                                // GTM output mode
}
```

# GTM 사용을 위한 레지스터 설정

## :GTM 모듈의 PWM 출력을 MCU 외부 핀으로 연결

- PWM 신호를 통해 밝기를 제어할 LED RED가 연결된 핀은 P02.3
- 핀 P02.3에 GPIO 대신 GTM 출력으로 연결 필요 → TOUT3

Table 13-14 Port 02 Functions (cont'd)

Port Pin	I/O	Pin Functionality	Associated Reg./I/O Line	Port I/O Control Select.	
				Reg./Bit Field	Value
P02.3	I	General-purpose input	P02_IN.P3	P02_IOCR0. PC3	0XXXX <sub>B</sub>
		GTM input	TIN3		1X000 <sub>B</sub>
		CAN node 2 input	RXDCAN2B		1X001 <sub>B</sub>
		ERAY input	RXDB2		1X010 <sub>B</sub>
		PSI5 input	PSIRX0B		1X011 <sub>B</sub>
		DSADC input	DSCIN5B		1X100 <sub>B</sub>
		MSC1 input	SDI11		1X101 <sub>B</sub>
		CIF input	CIFD3		1X110 <sub>B</sub>
	O	ASCLIN1 input	ARX1G		1X111 <sub>B</sub>
		General-purpose output	P02_OUT.P3		
		GTM output	TOUT3		
		ASCLIN2 output	ASLSO2		
		QSPI3 output	SLSO34		
		DSADC output	DSCOUT5		
		Reserved	-		
		Reserved	-		
		CCU60 output	COUT61		

GTM 출력으로 사용하기 위해  
TOUT3 관련 레지스터 설정 필요

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.1152

# GTM 사용을 위한 레지스터 설정

## :사용하는 GPIO 핀이 TOM의 어느 출력과 연결되는지 확인

- 앞서 핀 P02.3에 연결되는 GTM의 출력은 TOUT3인 것을 확인
- TOUT 출력은 GTM – TOM에서 사용하는 TOM 번호와 채널이 정해져 있음

→ P02.3은 TOUT3




Table 25-67 GTM to Port Mapping for QFP-176

Port	Input	Output	Input Timer Mapped		Output Timer Mapped			
			A	B	A	B	C	D
P02.2	TIN2	TOUT2	TIM0_2	TIM1_2	TOM0_10	TOM1_10	ATOM0_2	ATOM1_2
P02.3	TIN3	TOUT3	TIM0_3	TIM1_3	TOM0_11	TOM1_11	ATOM0_3	ATOM1_3
P02.4	TIN4	TOUT4	TIM0_4	TIM1_4	TOM0_12	TOM1_12	ATOM	ATOM

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.3484

# GTM 레지스터 설정

## : Timer Output Selection Register (TOUTSELx)

### 1. GTM 레지스터 영역의 주소 찾기

- 시작 주소 (Base address) = **0xF0100000**

### 2. 사용할 레지스터의 주소 찾기

- 1개의 TOUTSELx 레지스터는 16개의 TOUT 핀을 제어함
- TOUT0 부터 16개씩 묶을 때 핀 **TOUT3** (P02.31)은 **TOUTSEL0**에 포함되어 있음(**TOUT0~ TOUT15** 안에 **TOUT3**이 포함)
- TOUTSEL0** 의 Offset Address = **0x9FD30**  
→ TOUTSEL0 레지스터 주소 = 0xF0100000 + 0x9FD30 = **0xF019FD30**

**TOUTSEL0** → **TOUT0 ~ TOUT15**  
**TOUTSEL1** → **TOUT16 ~ TOUT31**  
**TOUTSEL2** → **TOUT32 ~ TOUT47**  
**TOUTSEL3** → **TOUT48 ~ TOUT63**  
**TOUTSEL4** → **TOUT64 ~ TOUT79**  
**TOUTSEL5** → **TOUT80 ~ TOUT95**  
**TOUTSEL6** → **TOUT96 ~ TOUT103**

L	Register			R			v
TIM30INS EL	TIM3 Input Select Register	9FD1C <sub>H</sub>	U, SV	U, SV, P	Application		<a href="#">Page 25-77 3</a>
<b>TOUTSEL 0</b>	Timer Output Select 0 Register	<b>9FD30<sub>H</sub></b>	U, SV	U, SV, P	Application		<a href="#">Page 25-81 4</a>
TOUTSEL 1	Timer Output Select 1 Register	9FD34 <sub>H</sub>	U, SV	U, SV, P	Application		<a href="#">Page 25-81 4</a>
TOUTSFI	Timer Output Select 2	9FD38...	U, SV	U, SV	Application		<a href="#">Page 25-81</a>

# GTM 레지스터 설정 – TOUTSEL0

## :TOM에서 출력되는 PWM 신호를 MCU 핀에 연결 설정

### 3. 레지스터 write 값 결정

- TOM0 채널11로부터 생성된 PWM 신호를 TOUT3 핀으로 출력하기 위한 설정
- **TOUTSEL0은 TOUT0부터 TOUT15까지 제어함.**
- **TOUT3 핀은 3번째임 (0번부터)**
  - Output Timer Mapped에서 A 항목을 사용하도록 설정하기 위해 SEL3 영역에 0x0 write

### TOUTSEL0 레지스터 @ 0xF019FD30

TOUTSEL <sub>n</sub> (n = 0-14) Timer Output Select Register (9FD30 <sub>H</sub> +n*4 <sub>H</sub> )																Reset Value: 0000 0000 <sub>H</sub>								
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16									
SEL15	SEL14	SEL13	SEL12	SEL11	SEL10	SEL9	SEL8									RW	RW	RW	RW	RW	RW	RW	RW	RW
SEL7	SEL6	SEL5	SEL4	SEL3	SEL2	SEL1	SEL0									RW	RW	RW	RW	RW	RW	RW	RW	RW
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0									


Field	Bits	Type	Description
SEL <sub>x</sub> (x = 0-15)	[x*2+1: x*2]	rw	<p><b>TOUT(n*16+x) Output Selection</b>            This bit defines which timer out is connected as TOUT(n*16+x). The mapping for each pin is defined by <a href="#">Table 25-67</a><a href="#">Table 25-68</a>.</p> <p>00<sub>B</sub> Timer A form <a href="#">Table 25-67</a><a href="#">Table 25-68</a> is connected as TOUT(n*16+x) to the ports</p> <p>01<sub>B</sub> Timer B form <a href="#">Table 25-67</a><a href="#">Table 25-68</a> is connected as TOUT(n*16+x) to the ports</p> <p>10<sub>B</sub> Timer C form <a href="#">Table 25-67</a><a href="#">Table 25-68</a> is connected as TOUT(n*16+x) to the ports</p> <p>11<sub>B</sub> Timer D form <a href="#">Table 25-67</a><a href="#">Table 25-68</a> is connected as TOUT(n*16+x) to the ports</p> <p>Note: If TOUT(n*16+x) is not defined in <a href="#">Table 25-67</a><a href="#">Table 25-68</a> this bit field has to be treated as reserved.</p>

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.3541

# GTM 사용을 위한 레지스터 설정

: P02.3은 TOUT3에 연결되어 있으며, TOM0 모듈의 채널 11을 사용하도록 설정됨

→ P02.3 (TOUT3)은 TOM0 의 채널 11 사용



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.3484

Table 25-67 GTM to Port Mapping for QFP-176

Port	Input	Output	Input Timer Mapped		Output Timer Mapped			
			A	B	A	B	C	D
P02.2	TIN2	TOUT2	TIM0_2	TIM1_2	TOM0_10	TOM1_10	ATOM0_2	ATOM1_2
P02.3	TIN3	TOUT3	TIM0_3	TIM1_3	TOM0_11	TOM1_11	ATOM0_3	ATOM1_3
P02.4	TIN4	TOUT4	TIM0_4	TIM1_4	TOM0_12	TOM1_12	ATOM	ATOM

Output Timer Mapped 의 A 항목 사용하도록 설정 시  
→ 0번째 TOM (TOM0)의 채널 11 사용

# Lab8: GTM 레지스터 설정 – TOUTSEL0

:TOM에서 출력되는 (TOM0모듈의 채널11) PWM 신호를 MCU 핀에 연결 설정

```
372 | void initGTM(void)
373 @
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;          // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                         // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418 }
```

93 #define SEL3\_BIT\_LSB\_IDX

6

# GTM 사용을 위한 레지스터 설정

## :TOM에서 출력으로 사용할 채널 설정

- TOM 설정은 TGC (TOM Global Control Unit) 가 담당

### 25.11.2 TOM Global Channel Control (TGC0, TGC1)

#### 25.11.2.1 Overview

There exist two global channel control units (TGC0 and TGC1) to drive a number of individual TOM channels synchronously by external or internal events.

Each TGC[y] can drive up to eight TOM channels where TGC0 controls TOM channels 0 to 7 and TGC1 controls TOM channels 8 to 15.

The TOM submodule supports four different kinds of signalling mechanisms:

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf](#) p.2919

- 본 실습에서는 **TOM0**의 채널 11을 사용하기 위해 **TGC1**에 해당하는 레지스터 설정 필요
- GTM 레지스터 항목에서
  - TOM0\_TGC1\_GLB\_CTRL** 레지스터 설정 필요
  - TOM0\_TGC1\_ENDIS\_CTRL** 레지스터 설정 필요
  - TOM0\_TGC1\_OUTEN\_CTRL** 레지스터 설정 필요

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf](#)  
p.2918




Figure 25-32 TOM Block diagram

# GTM 레지스터 설정 – TOMO\_TGC1\_GLB\_CTRL

1. GTM 레지스터 영역의 주소 찾기
  - 시작 주소 (Base address) = **0xF0100000**
2. 사용할 레지스터의 주소 찾기 (TOM0 이므로 i = 0)
  - **TOM0\_TGC1\_GLB\_CTRL** 의 Offset Address =  $0x8230 + (i * 0x800) = 0x8230$
  - TOM0\_TGC1\_GLB\_CTRL 레지스터 주소 =  $0xF0100000 + 0x8230 = 0xF0108230$

**TOM0\_TGC1\_GLB\_CTRL 레지스터 @ 0xF0108230**

GTM_TOMi_TGC1_GLB_CTRL (i=0~2)																offset	Reset Value: 00000000H						
TOMi TGC1 Global Control Register(08230H+i*800H)																							
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	UPEN_CT RL7	UPEN_CT RL6	UPEN_CT RL5	UPEN_CT RL4	UPEN_CT RL3	UPEN_CT RL2	UPEN_CT RL1	UPEN_CT RL0
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	15	14	13	12	11	10	9	8
RST _CH 7	RST _CH 6	RST _CH 5	RST _CH 4	RST _CH 3	RST _CH 2	RST _CH 1	RST _CH 0	Reserved								HOS T_T RIG	0						
W	W	W	W	W	W	W	W	W	W	W	W	W	W	W	W								


# GTM 설정 레지스터의 write 구조

## :shadow 레지스터 write되어 update 신호 발생해야 실제 write

Update Trigger 신호

PWM 동작 설정에 필요한  
shadow 레지스터

- SW에서 레지스터 write를 하면  
실제 레지스터에 write 되기 전,  
**shadow 레지스터에 저장**
- Update Trigger 신호 발생하면 실제  
레지스터로 옮겨 write 해야 함



# GTM 레지스터 설정 – TOMO\_TGC1\_GLB\_CTRL

## :TOM에서 사용할 채널 설정

### 3. 레지스터 write 값 결정

- TOM0의 채널 11이 동작하기 위해서는 해당 채널에서 PWM 설정 값들이 update 되어야 함
- Update가 가능하도록 설정하기 위해 **UPEN\_CTRL3** 영역에 **0x2 write**


Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2923

### TOMO\_TGC1\_GLB\_CTRL 레지스터 @ 0xF0108230

GTM_TOMi_TGC1_GLB_CTRL (i=0-2) TOMi TGC1 Global Control Register(08230 <sub>H</sub> +i*800 <sub>H</sub> )																Reset Value: 00000000 <sub>H</sub>			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
UPEN_CT RL7	UPEN_CT RL6	UPEN_CT RL5	UPEN_CT RL4	UPEN_CT RL3	UPEN_CT RL2	UPEN_CT RL1	UPEN_CT RL0												
RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW	RW				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
RST_CH7	RST_CH6	RST_CH5	RST_CH4	RST_CH3	RST_CH2	RST_CH1	RST_CH0												
W	W	W	W	W	W	W	W												
Reserved																			

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2937

UPEN_CT RL3	[23:22]	rw	Tom channel 3 enable update of register CM0, CM1 and CLK_SRC See bits 17:16
TGC1이 제어하는 채널 8~15 채널 11은 8부터 시작하면 3번째			
			00 <sub>B</sub> don't care, bits 1:0 will not be changed
			01 <sub>B</sub> update disabled: is read as 00 (see below)
			10 <sub>B</sub> update enabled: is read as 11 (see below)
			11 <sub>B</sub> don't care, bits 1:0 will not be changed



# Lab9: GTM 레지스터 설정 – TOMO\_TGC1\_GLB\_CTRL

## :TOM에서 사용할 채널11의 update enable 설정

```
372
373 void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~0xF << FXCLK_SEL_BIT_LSB_IDX;           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                   // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLR_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;        // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;      // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;       // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                     // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;              // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                  // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                     // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                      // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                      // TOUT3 --> TOM0 channel 11
417 }

```

98 #define UPEN\_CTRL3\_BIT\_LSB\_IDX

22

# GTM 레지스터 update 하는 Trigger 신호 생성

## :1) SW에서 생성하는 Update Trigger 신호

- 앞으로 설정할 GTM 레지스터들이 실제 하드웨어에 적용될 수 있도록 하는 **Update Trigger** 신호를
- 1) SW에서 생성할 수 있음
- 2) PWM의 1주기에 도달했을 때 생성할 수 있음 (뒤에서 설명)
- Update Trigger 신호 발생 전까지는 레지스터에 write 해도 실제 하드웨어에 적용되지 않음 (shadow register 개념)


### 25.11.2.2 TGC Subunit

Each of the first three individual mechanisms (enable/disable of the channel, output enable and force update) can be driven by three different trigger sources.

The three trigger sources are:

- the host CPU (bit HOST\_TRIG of register TOMi\_TGCr\_GLB\_CTRL)
- the TBU time stamp (signal TBU\_TS0, TBU\_TS1, TBU\_TS2)
- the internal trigger signal TRIG (bunch of trigger signals TRIG\_[x])

Note: The trigger signal is only active for one configured CMU clock period.



# GTM 레지스터 설정 – TOMO\_TGC1\_GLB\_CTRL

## :TOM 레지스터 설정이 적용되도록 update trigger event 발생

### 3. 레지스터 write 값 결정

- TOM0의 채널 11에 대한 레지스터 설정이 shadow 레지스터로부터 하드웨어에 적용되도록 하기 위해 **HOST\_TRIG** 영역에 **0x1 write** (GTM 레지스터 설정 후 마지막에 수행)

### TOM0\_TGC1\_GLB\_CTRL 레지스터@ 0xF0108230

GTM_TOMi_TGC1_GLB_CTRL (i=0-2) TOMi TGC1 Global Control Register(08230 <sub>H</sub> +i*800 <sub>H</sub> )																Reset Value: 00000000 <sub>H</sub>			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
UPEN_CT RL7	UPEN_CT RL6	UPEN_CT RL5	UPEN_CT RL4	UPEN_CT RL3	UPEN_CT RL2	UPEN_CT RL1	UPEN_CT RL0												
RW	RW	RW	RW	RW	RW	RW	RW												
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
RST _CH 7	RST _CH 6	RST _CH 5	RST _CH 4	RST _CH 3	RST _CH 2	RST _CH 1	RST _CH 0	Reserved								HOS T_T RIG			
W	W	W	W	W	W	W	W									W			

Field	Bits	Type	Description
HOST_TRI G	0	w	<p>Trigger request signal (see TGC0, TGC1) to update the register ENDIS_STAT and OUTEN_STAT</p> <p>0<sub>B</sub> no trigger request</p> <p>1<sub>B</sub> set trigger request</p> <p>Read as 0.</p> <p>Note: This flag is cleared automatically after triggering the update</p>

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2937

# Lab10: GTM 레지스터 설정 – TOMO\_TGC1\_GLB\_CTRL

## :TOM에서 출력 생성 시작하도록 trigger event 발생

| 99 | #define HOST\_TRIG\_BIT\_LSB\_IDX 0

```
151     initRGBLED();
152     //initVADC();
153     initBuzzer();
154     initGTM();
155     //initButton();
156
157     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x1 << HOST_TRIG_BIT_LSB_IDX;           // trigger update request signal
158
159     // from 3 octave 도C ~ 4 octave 도C {도C, 레D, 미E, 파F, 솔G, 라A, 시B, 도C}
160     unsigned int duty[8] = {130, 146, 164, 174, 195, 220, 246, 262};
161
162     while(1)
163     {
164
```

PWM 신호가 생성되기 원하는 시점에  
trigger 발생시켜야 함


# GTM 레지스터 설정 – TOMO\_TGC1\_ENDIS\_CTRL

## 1. GTM 레지스터 영역의 주소 찾기

- 시작 주소 (Base address) = **0xF0100000**

## 2. 사용할 레지스터의 주소 찾기 (TOM0 이므로 i = 0)

- TOM0\_TGC1\_ENDIS\_CTRL** 의 Offset Address =  $0x8270 + (i * 0x800) = 0x8270$   
→ TOM0\_TGC1\_ENDIS\_CTRL 레지스터 주소 =  $0xF0100000 + 0x8270 = \textcolor{red}{0xF0108270}$




# GTM 레지스터 설정 – TOMO\_TGC1\_ENDIS\_CTRL

## :TOM에서 사용할 채널에 대한 설정

### 3. 레지스터 write 값 결정

- TOMO\_TGC1\_GLB\_CTRL 레지스터에서 Update Trigger 신호 발생 시, 하드웨어에 적용되어 **TOMO 채널 110| enable** 되도록 하기 위해 **ENDIS\_CTRL3** 영역에 **0x2 write**

**TOMO\_TGC1\_ENDIS\_CTRL** 레지스터  
@ 0xF0108270



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2940

TGC1이 제어하는 채널8~15  
채널11은 8부터 시작하면 3번째

RL2		See bits 1:0
ENDIS_CT RL3	[7:6]	rw
ENDIS CT	See bits 1:0	(A)TOM channel 3 enable/disable update value
	[9:8]	rw
		(A)TOM channel 4 enable/disable update value
		00 <sub>B</sub> don't care, bits 1:0 of register ENDIS_
		not be changed on an update trigger
		01 <sub>B</sub> disable channel on an update trigger
		10 <sub>B</sub> enable channel on an update trigger
		11 <sub>B</sub> don't change bits 1:0 of this register

# Lab11: GTM 레지스터 설정 – TOMO\_TGC1\_ENDIS\_CTRL


## :TOM에서 사용할 채널에 대한 설정

```
372
373 void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0); // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX); // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX); // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX; // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGCA_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX; // TWSU_1 --> CH11
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX; // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX; // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX; // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX; // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX); // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1; // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1; // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL.U &= ~(0x3 << SEL3_BIT_LSB_IDX); // TOUT3 --> TOM0 channel 11
417 }
418 }
```

100 #define ENDIS\_CTRL3\_BIT LSB IDX 6

# GTM 레지스터 설정 – TOMO\_TGC1\_OUTEN\_CTRL

1. GTM 레지스터 영역의 주소 찾기
  - 시작 주소 (Base address) = **0xF0100000**
2. 사용할 레지스터의 주소 찾기 (TOM0 이므로 i = 0)
  - **TOM0\_TGC1\_OUTEN\_CTRL** 의 Offset Address =  $0x8278 + (i * 0x800) = 0x8278$
  - TOM0\_TGC1\_OUTEN\_CTRL 레지스터 주소 =  $0xF0100000 + 0x8278 = \textcolor{red}{0xF0108278}$



# GTM 레지스터 설정 – TOMO\_TGC1\_OUTEN\_CTRL

## :TOM의 출력이 trigger 이벤트에 반응하도록 설정

### 3. 레지스터 write 값 결정

- TOMO\_TGC1\_GLB\_CTRL 레지스터에서 Update Trigger 신호 발생 시, 하드웨어에 적용되어 **TOM0** 채널 11의 출력이 **enable** 되도록 하기 위해 **OUTEN\_CTRL3** 영역에 **0x2 write**

**TOMO\_TGC1\_OUTEN\_CTRL** 레지스터  
@ 0xF0108278

GTM_TOMi_TGC1_OUTEN_CTRL (i=0-2)															
TOMI TGC1 Output Enable Control Register															
(08278H+i*800H)															
Reset Value: 00000000H															
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
OUTEN_C TRL7	OUTEN_C TRL6	OUTEN_C TRL5	OUTEN_C TRL4	OUTEN_C TRL3	OUTEN_C TRL2	OUTEN_C TRL1	OUTEN_C TRL0								
rw	rw	rw	rw	rw	rw	rw	rw								

OUTEN_C TRL3	[7:6]	rw	Output (A)TOM_OUT(3) enable/disable update value See bits 1:0

TGC1이 제어하는 채널8~15  
채널11은 8부터 시작하면 3번째

- 00<sub>B</sub> don't care, bits 1:0 of register OUTEN\_STAT will not be changed on an update trigger
- 01<sub>B</sub> disable channel output on an update trigger
- 10<sub>B</sub> enable channel output on an update trigger
- 11<sub>B</sub> don't change bits 1:0 of this register

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2945

# Lab12: GTM 레지스터 설정 – TOMO\_TGC1\_OUTEN\_CTRL


## :TOM의 출력이 trigger 이벤트에 반응하도록 설정

```
373 void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395     // GTM clock configuration
396     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
397     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
398
399
400     // set GTM TOM0 channel 11 - Buzzer
401     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
402     GTM_TOM0_TGC1_ENDTS_CTRL.U |= 0x2 << ENDTS_CTRL3_BIT_LSB_IDX;          // enable channel 11 update trigger
403     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX; // enable channel 11 output on update trigger
404
405
406     // TOM0 CH11
407     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
409     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
411
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418 }
```

101 #define OUTEN\_CTRL3\_BIT\_LSB\_IDX 6

# PWM 신호 생성 flow

## :PWM 생성과정의 counter와 duty cycle 관계



- TOM에서 이루어지는 PWM 동작 개요
- TOM Channel은 PWM 신호를 생성하기 위해 3가지 값 사용
  - CNO : TOM clock 주기마다 1씩 증가하는 counter 값
  - CM0 : PWM 신호의 주기를 결정하는 값
  - CM1 : PWM 신호의 Duty Cycle 을 결정하는 값
- CNO 이 clock 주기마다 증가하다가 → **CM1 (PWM Duty Cycle 길이)**에 도달하면 출력 값 반전  
→ **CM0 (PWM 1주기 길이)**에 도달하면 0으로 초기화




Figure 25-39 PWM Output with respect to configuration bit SL in continuos mode


Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2930

# GTM 사용을 위한 레지스터 설정

## :원하는 PWM 신호 생성 위한 TOM 설정

- 본 실습에서 사용하는 **TOM0**의 **채널 11**에 대한  
레지스터 설정 필요
  - TOM0에 입력될 FXCLK 주파수 선택
  - PWM 신호의 주기 및 Duty Cycle 결정을 위한 값
  - Duty Cycle 동안 출력될 신호의 HIGH 또는 LOW 선택
- GTM 레지스터 항목에서
  - TOM0\_CH11\_CTRL** 레지스터 설정 필요
  - TOM0\_CH11\_SR0** 레지스터 설정 필요
  - TOM0\_CH11\_SR1** 레지스터 설정 필요


Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf  
p.2930



# GTM 레지스터 설정 – TOMO\_CH11\_CTRL

1. GTM 레지스터 영역의 주소 찾기
  - 시작 주소 (Base address) = **0xF0100000**
2. 사용할 레지스터의 주소 찾기 (채널 11 이므로 x = 11)
  - **TOMO\_CH11\_CTRL** 의 Offset Address =  $0x8000 + (x * 0x40) = 0x82C0$
  - **TOMO\_CH11\_CTRL** 레지스터 주소 =  $0xF0100000 + 0x82C0 = 0xF01082C0$

**TOMO\_CH11\_CTRL** 레지스터 @ 0xF01082C0



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2953


# GTM 레지스터 설정 – TOMO\_CH11\_CTRL

:PWM 신호 중 duty cycle을 어떤 값으로 출력할 지 설정

## 3. 레지스터 write 값 결정

- TOM0 채널11의 동작을 설정
- PWM 신호의 Duty Cycle 영역에서 신호의 값을 HIGH로 출력하기 위해 **SL** 영역에 **0x1** write

TOMO\_CH11\_CTRL 레지스터 @ 0xF01082C0



Field	Bits	Type	Description
SL	11	rw	Signal level for duty cycle 0 <sub>B</sub> Low signal level 1 <sub>B</sub> High signal level If the output is disabled, the output TOM_OUT[x] is set to inverse value of SL.

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2953

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2930




Figure 25-39 PWM Output with respect to configuration bit SL in continuous mode

# Lab13: GTM 레지스터 설정 – TOMO\_CH11\_CTRL

## :PWM 신호 중 duty cycle을 어떤 값으로 출력할지 설정

```
373 void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;          // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0_CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                         // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418 }
```

105 #define SL\_BIT\_LSB\_IDX  
106

11

# GTM 레지스터 설정 – TOMO\_CH11\_CTRL

## :FXU에서 생성하고 TOM에서 사용할 clock 주파수 설정

### 3. 레지스터 write 값 결정

- TOM0 채널11의 동작을 설정
- TOM0에서 사용할 FXCLK clock 신호의 주파수를 결정하기 위해 **CLK\_SRC\_SR** 영역에 **0x0 write**
- 현재 GTM에서 사용하는 system clock 주파수는 100 MHz → **FXCLK = 6250 kHz**

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf p.2953](#)

GTM_TOM0_CHx_CTRL (x=0-14) TOM0 Channel x Control Register																Reset Value: 00000800 <sub>H</sub>			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
Reserved	GCM	SPE M	Rese rved	OSM	Rese rved	TRIG OUT	Reserved	RST _CC U0	Reserved										
I	RW	RW	I	RW	I	RW	I	RW	I	RW	I	RW	I	RW	I				
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Reserved			
Rese rved	CLK_SRC_SR		SL	Reserved															
I	RW		RW	I															

FXU로 입력되는  
system clock을  
 $2^4 (= 16)$ 으로  
나눠서 FXCLK로  
사용  
→  $100 \text{ MHz} / 16$   
=  $6250 \text{ kHz}$

<b>CLK_SRC_SR</b>	[14:12]	rw	Clock source select for channel The register CLK_SRC is updated with the value of CLK_SRC_SR together with the update of register CM0 and CM1. The input of the FX clock divider depends on the value of FXCLK_SEL (see CMU). 000 <sub>B</sub> CMU_FXCLK(0) selected: clock selected by FXCLKSEL
			001 <sub>B</sub> CMU_FXCLK(1) selected: clock selected by FXCLKSEL / $2^4$
			010 <sub>B</sub> CMU_FXCLK(2) selected: clock selected by FXCLKSEL / $2^8$
			011 <sub>B</sub> CMU_FXCLK(3) selected: clock selected by FXCLKSEL / $2^{12}$
			100 <sub>B</sub> CMU_FXCLK(4) selected: clock selected by FXCLKSEL / $2^{16}$
			101 <sub>B</sub> no CMU_FXCLK selected, clock of channel stopped
			110 <sub>B</sub> no CMU_FXCLK selected, clock of channel stopped
			111 <sub>B</sub> no CMU_FXCLK selected, clock of channel stopped
			Note: if clock of channel is stopped (i.e. CLK_SRC = 101/110/111), the channel can only be restarted by resetting CLK_SRC_SR to a value of 000 to 100 and forcing an update via the force update mechanism.

TOMO\_CH11\_CTRL 레지스터  
@ 0xF01082C0

# Lab14: GTM 레지스터 설정 – TOMO\_CH11\_CTRL

## :FXU에서 생성하고 TOM에서 사용할 clock 주파수 설정

```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGCL1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
403     GTM_TOM0_TGCL1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;         // enable channel 11 on update trigger
404     GTM_TOM0_TGCL1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_BIT_LSB_IDX;                         // high -> 1 [ ] [ ] [ ] [ ]
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                   // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSR_BIT_LSB_IDX);                      // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                         // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418
```

102 #define CLK\_SRC\_SR\_BIT\_LSB\_IDX 12

# GTM 레지스터 설정 – TOMO\_CH11\_CTRL

## :연속적으로 PWM 신호가 생성되는 Continuous 모드

### 3. 레지스터 write 값 결정

- TOMO 채널 11에서 생성되는 PWM 신호를 continuous 모드로 사용하기 위해 OSM 영역에 0x0 write

PWM 주기가 연속으로 생성되는 모드




Figure 25-39 PWM Output with respect to configuration bit SL in continuos mode

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2953

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	GCM	SPE M	Reser ved	OSM	Reser ved	TRIG OUT	Reserved	RST CC U0	Reserved						
r	rw	rw	r	rw	r	rw	r	rw	r						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reser ved	CLK_SRC_SR	SL													Reserved
r	rw	rw													

TOMO\_CH11\_CTRL 레지스터 @ 0xF01082C0

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2930

OSM	26	rw	<b>One-shot mode</b> In this mode the counter CN0 counts for only one period The length of period is defined by CM0 A write access to the register CN0 triggers the start of counting 0 <sub>B</sub> One-shot mode disabled 1 <sub>B</sub> One-shot mode enabled
-----	----	----	---

One-shot 모드 disable  
= Continuous 모드

# Lab15: GTM 레지스터 설정 – TOMO\_CH11\_CTRL

## :연속적으로 PWM 신호가 생성되는 Continuous 모드

```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);    // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;    // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;    // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;    // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;    // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;    // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SEL_BIT_LSB_IDX;    // clock source = CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);    // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TIG0OUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;    // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;    // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL.U &= ~(0x3 << SEL3_BIT_LSB_IDX);    // TOUT3 --> TOM0 channel 11
417 }
418
```

|103 #define OSM\_BIT\_LSB\_IDX


26

# GTM 레지스터 update 하는 Trigger 신호 생성

## :PWM의 1주기에서 생성하는 Update Trigger 신호

- 앞으로 설정할 GTM 레지스터 (SR0, SR1 등...) 들이 실제 하드웨어에 적용될 수 있도록 하는 **Update Trigger** 신호를
- 1) SW에서 생성할 수 있음
- 2) PWM의 1주기에 도달했을 때 생성할 수 있음

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf p.2923](#)



### 25.11.2.2 TGC Subunit

Each of the first three individual mechanisms (enable/disable of the channel, output enable and force update) can be driven by three different trigger sources.

The three trigger sources are:

- the host CPU (bit HOST\_TRIG of register TOMi\_TGKy\_GLB\_CTRL)
- the TBU time stamp (signal TBU\_TS0..TBU\_TS1, TBU\_TS2)
- the internal trigger signal TRIG (bunch of trigger signals TRIG\_[x])


Note: The trigger signal is only active for one configured CMU clock period.

[Infineon-TC27x\\_D-step-UM-v02\\_02-EN.pdf p.2919](#)

# GTM 레지스터 update 하는 Trigger 신호

## :Continuous 모드에서 PWM 주기, duty cycle 적용

- PWM의 1주기에 도달할 때마다 update trigger 신호 발생  
= CNO 카운터 값이 CM0에 도달하는 시점



최초 SW에서 발생한  
Update Trigger에 의해  
시작

PWM 1주기 도달  
→ SR0, SR1 레지스터 (shadow)에  
저장된 값을 각각 CM0, CM1로 copy

새로 업데이트된  
CM0, CM1 값으로  
PWM 출력




Figure 25-37 synchronous update of duty cycle

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2928

# GTM 레지스터 설정 – TOMO\_CH11\_CTRL

## :PWM 신호에서 발생하는 trigger 신호 설정

### 3. 레지스터 write 값 결정


- PWM 신호의 1주기 도달 (CNO = CMO) 시  
발생하는 trigger (= TRIG) 신호를 Next  
trigger 신호로 사용하기 위해 TRIGOUT  
영역에 0x0 write**

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2953

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reserved	GCM	SPE M	Rese rved	OSM	Rese rved	TRIG OUT	Reserved	RST CC U0	Reserved						
r	rw	rw	r	rw	r	rw	r	r	r						
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Rese rved	CLK_SRC_SR	SL													
r	rw	rw													
Reserved															

TOMO\_CH11\_CTRL 레지스터 @ 0xF01082C0

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2923



TRIGOUT	24	rw	Trigger output selection (output signal TRIG_[x]) of module TOMO_CH[x]
			0 <sub>B</sub> TRIG_[x] is TRIG_[x-1]
			1 <sub>B</sub> TRIG_[x] is TRIG_CCU0

TRIG 신호 선택

# Lab16: GTM 레지스터 설정 – TOMO\_CH11\_CTRL

## :PWM 신호에서 발생하는 trigger 신호 설정

```

373 // 373 void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0); // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISS_BIT_LSB_IDX); // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395     // GTM clock configuration
396     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX); // input clock of CMU_FXCLK --> CMU_GCLK_EN
397     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX; // enable all CMU_FXCLK
398
399
400     // set GTM TOM0 channel 11 - Buzzer
401     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX; // TOM0 channel 11 enable
402     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX; // enable channel 11 on update trigger
403     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX; // enable channel 11 output on update trigger
404
405
406     // TOM0 CH11
407     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX; // high signal level for duty cycle
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX; // clock source --> CMU_FXCLK(1) = 6250 kHz
409     GTM_TOM0_CH11_CTRL.U |= (0x0 << SEL3_BIT_LSB_IDX); // select source
410
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX); // 411
412     GTM_TOM0_CH11_SR0.U = 12500 - 1; // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1; // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX); // TOUT3 --> TOM0 channel 11
417 }
418


```

104 #define TRIGOUT\_BIT LSB IDX 24

# GTM 레지스터 설정 – TOMO\_CH11\_SR0

1. GTM 레지스터 영역의 주소 찾기
  - 시작 주소 (Base address) = **0xF0100000**
2. 사용할 레지스터의 주소 찾기 (채널 11 이므로  $x = 11$ )
  - **TOMO\_CH11\_SR0** 의 Offset Address =  $0x8004 + (x * 0x40) = 0x82C4$
  - TOMO\_CH11\_SR0 레지스터 주소 =  $0xF0100000 + 0x82C4 = 0xF01082C4$

**TOMO\_CH11\_SR0 레지스터 @ 0xF01082C4**



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2962


# GTM 레지스터 설정 – TOMO\_CH11\_SR0

## :PWM 신호의 주기 설정

### 3. 레지스터 write 값 결정

- TOM0 채널1의 동작을 설정
- PWM 신호의 주기를 2ms로 설정하기 위해 **SRO 영역에 10진수 (12500 – 1) write**
- SRO 레지스터에 설정할 CM0 값을 저장하면 Trigger로 update 시 CM0에 반영됨


### TOMO\_CH11\_SR0 레지스터@ 0xF01082C4



Field	Bits	Type	Description
SR0	[15:0]	rw	TOM channel x shadow register SR0 for update of compare register CM0
Reserved	[31:16]	r	Reserved Read as zero, should be written as zero

$$\begin{aligned} \text{PWM Period} &= \frac{\text{CM0} + 1}{\text{Freq. of CMU_FXCLK1}} \\ &= \frac{12500}{6250 \text{ kHz}} = 2\text{ms} \end{aligned}$$

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2930



CNO 값이 0부터 증가하기 시작하여 CM0 값에 만나기 까지의 시간이 PWM 신호의 1주기

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2962

# Lab17: GTM 레지스터 설정 – TOMO\_CH11\_SR0


## :PWM 신호의 주기 설정 (임시, 음계 설정을 위해 추후 변경 예정)

```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << OPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;          // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIG001_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 0250 - 1;                                         // duty cycle = 0250 / 12500 = 20 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                          // TOUT3 --> TOM0 channel 11
417 }
418
```

# GTM 레지스터 설정 – TOMO\_CH11\_SR1

1. GTM 레지스터 영역의 주소 찾기
  - 시작 주소 (Base address) = **0xF0100000**
2. 사용할 레지스터의 주소 찾기 (채널 1 이므로 x = 1)
  - **TOMO\_CH11\_SR1** 의 Offset Address =  $0x8008 + (x * 0x40) = 0x82C8$
  - TOMO\_CH11\_SR1 레지스터 주소 =  $0xF0100000 + 0x82C8 = \textcolor{red}{0xF01082C8}$

## **TOMO\_CH11\_SR1 레지스터@0xF01082C8**



Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2964

# GTM 레지스터 설정 – TOMO\_CH11\_SR1


## :PWM 신호의 duty cycle % 설정

### 3. 레지스터 write 값 결정

- TOM0 채널11의 동작을 설정
- PWM 신호의 Duty Cycle을 설정하기 위해 **SR1** 영역에 **write**
- SR1 레지스터에 설정할 CM1 값을 저장하면 Trigger로 update 시 CM1에 반영됨

$$PWM\ Duty\ Cycle = \frac{CM1 + 1}{CM0 + 1} \times 100 [\%]$$


### TOMO\_CH11\_SR1 레지스터@ 0xF01082C8



Field	Bits	Type	Description
SR1	[15:0]	rw	TOM channel x shadow register SR1 for update of compare register CM1
Reserved	[31:16]	r	Reserved Read as zero, should be written as zero

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2964

Infineon-TC27x\_D-step-UM-v02\_02-EN.pdf p.2930



CN0 값이 0부터 증가하여 시작하여 CM1 값에  
만나기 까지의 시간이, PWM 신호의 1주기 시간 중  
차지하는 비율이 Duty Cycle (%)

# Lab18: GTM 레지스터 설정 – TOMO\_CH11\_SR1

## :PWM 신호의 duty cycle % 설정 (임시, 추후 변경 예정)

```
373@ void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);    // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX);    // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0);    // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                      // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;           // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;         // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;          // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                         // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                  // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                     // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1;                                         // 12500 - 1 = 12500 / 12500 = 100 % (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1;                                         // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                         // TOUT3 --> TOM0 channel 11
417 }
418 }
```

# SW 프로그래밍

## :GTM 레지스터의 각 영역(필드) LSB 비트 시작 위치 define 정의

- 레지스터에 값을 write할 때 shift되는 offset을 쉽게 사용하기 위한 define 작성

```
26 ****  
27 #include "Ifx_Types.h"  
28 #include "IfxCpu.h"  
29 #include "IfxScuWdt.h"  
30  
31 #include "IfxCcu6_reg.h"  
32 #include "IfxVadc_reg.h"  
33 #include "IfxGtm_reg.h"  
34
```



헤더 파일 참조 추가

```
10 // GTM registers  
11 #define DISS_BIT_LSB_IDX 1  
12 #define DISR_BIT_LSB_IDX 0  
13 #define SEL3_BIT_LSB_IDX 6  
14 #define EN_FXCLK_BIT_LSB_IDX 22  
15 #define FXCLK_SEL_BIT_LSB_IDX 0  
16  
17 // GTM - TOM0 registers  
18 #define UPEN_CTRL3_BIT_LSB_IDX 22  
19 #define HOST_TRIG_BIT_LSB_IDX 0  
20 #define ENDIS_CTRL3_BIT_LSB_IDX 6  
21 #define OUTEN_CTRL3_BIT_LSB_IDX 6  
22 #define FUPD_CTRL1_BIT_LSB_IDX 2  
23 #define CLK_SRC_SR_BIT_LSB_IDX 12  
24 #define SL_BIT_LSB_IDX 11  
25 #define OSM_BIT_LSB_IDX 26  
26 #define TRIGOUT_BIT_LSB_IDX 24  
27
```



GTM 레지스터 bit shift offset

# SW 프로그래밍

- GTM 모듈 사용을 위한 초기화 함수 *initGTM()*

```
372
373 void initGTM(void)
374 {
375     // Password Access to unlock SCU_WDTSCON0
376     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
377     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
378
379     // Modify Access to clear ENDINIT
380     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
381     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0); // wait until locked
382
383     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX); // enable GTM
384
385     // Password Access to unlock SCU_WDTSCON0
386     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
387     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
388
389     // Modify Access to set ENDINIT
390     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
391     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
392
393     while((GTM_CLC.U & (1 << DISS_BIT_LSB_IDX)) != 0); // wait until GTM module enabled
394
395
396     // GTM clock configuration
397     GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX); // input clock of CMU_FXCLK --> CMU_GCLK_EN
398     GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX; // enable all CMU_FXCLK
399
400
401     // set GTM TOM0 channel 11 - Buzzer
402     GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX; // TOM0 channel 11 enable
403     GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX; // enable channel 11 on update trigger
404     GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX; // enable channel 11 output on update trigger
405
406
407     // TOM0 CH11
408     GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX; // high signal level for duty cycle
409     GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX; // clock source --> CMU_FXCLK(1) = 6250 kHz
410     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX); // continuous mode
411     GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);
412     GTM_TOM0_CH11_SR0.U = 12500 - 1; // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
413     GTM_TOM0_CH11_SR1.U = 6250 - 1; // duty cycle = 6250 / 12500 = 50 % (temp)
414
415     // TOUT pin selection
416     GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX); // TOUT3 --> TOM0 channel 11
417 }
418 }
```

# SW 프로그래밍

:GTM 모듈 사용 설정 전, 보호 레지스터 잠금 해제 필요

:GTM 모듈 사용 설정 후, 보호 레지스터 잠금 재설정 필요

- GTM 모듈 사용을 위한 초기화 함수 *initGTM()*

```
370 void initGTM(void)
371 {
372     // Password Access to unlock SCU_WDTSCON0
373     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
374     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
375
376     // Modify Access to clear ENDINIT
377     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) & ~(1 << ENDINIT_BIT_LSB_IDX);
378     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0); // wait until locked
379
380     GTM_CLC.U &= ~(1 << DISR_BIT_LSB_IDX); // enable GTM
381
382     // Password Access to unlock SCU_WDTSCON0
383     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) & ~(1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
384     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) != 0); // wait until unlocked
385
386     // Modify Access to set ENDINIT
387     SCU_WDTCPU0_CON0.U = ((SCU_WDTCPU0_CON0.U ^ 0xFC) | (1 << LCK_BIT_LSB_IDX)) | (1 << ENDINIT_BIT_LSB_IDX);
388     while((SCU_WDTCPU0_CON0.U & (1 << LCK_BIT_LSB_IDX)) == 0);
```

PW[7:2] 반전시켜  
레지스터 read

LCK bit clear    ENDINIT set

LCK bit "0" 될 때까지 대기

LCK bit "1" 될 때까지 대기

ENDINIT set

} Lock 상태를 해제하기 위한  
**Password Access**

} CPUO ENDINIT clear 위한  
**Modify Access**

} ENDINIT clear  
Lock 상태를 해제하기 위한  
**Password Access**

} CPUO ENDINIT set 위한  
**Modify Access**

# SW 프로그래밍

## :GTM 모듈 설정

- GTM 모듈 사용을 위한 초기화 함수 *initGTM()*

```
393
394
395
396 // GTM clock configuration
397 GTM_CMU_FXCLK_CTRL.U &= ~(0xF << FXCLK_SEL_BIT_LSB_IDX);           // input clock of CMU_FXCLK --> CMU_GCLK_EN
398 GTM_CMU_CLK_EN.U |= 0x2 << EN_FXCLK_BIT_LSB_IDX;                         // enable all CMU_FXCLK
399
400
401 // set GTM TOM0 channel 11 - Buzzer
402 GTM_TOM0_TGC1_GLB_CTRL.U |= 0x2 << UPEN_CTRL3_BIT_LSB_IDX;                // TOM0 channel 11 enable
403 GTM_TOM0_TGC1_ENDIS_CTRL.U |= 0x2 << ENDIS_CTRL3_BIT_LSB_IDX;              // enable channel 11 on update trigger
404 GTM_TOM0_TGC1_OUTEN_CTRL.U |= 0x2 << OUTEN_CTRL3_BIT_LSB_IDX;               // enable channel 11 output on update trigger
405
406
407 // TOM0 CH11
408 GTM_TOM0_CH11_CTRL.U |= 0x1 << SL_BIT_LSB_IDX;                            // high signal level for duty cycle
409 GTM_TOM0_CH11_CTRL.U |= 0x1 << CLK_SRC_SR_BIT_LSB_IDX;                      // clock source --> CMU_FXCLK(1) = 6250 kHz
410 GTM_TOM0_CH11_CTRL.U &= ~(0x0 << OSM_BIT_LSB_IDX);                          // continuous mode
411 GTM_TOM0_CH11_CTRL.U &= ~(0x0 << TRIGOUT_BIT_LSB_IDX);                     // PWM freq. = 6250 kHz / 12500 = 500 Hz (temp)
412 GTM_TOM0_CH11_SR0.U = 12500 - 1;                                            // duty cycle = 6250 / 12500 = 50 % (temp)
413 GTM_TOM0_CH11_SR1.U = 6250 - 1;
414
415 // TOUT pin selection
416 GTM_TOUTSEL0.U &= ~(0x3 << SEL3_BIT_LSB_IDX);                           // TOUT3 --> TOM0 channel 11
417 }
418 }
```

### GTM 모듈 설정

- GTM 모듈 enable
- TOM에서 사용하는 FXCLK 주파수 설정
- TOM0의 채널11을 제어하는 TGC1에 대한 설정
- TOM0의 채널11에 대한 설정
- PWM 신호의 주기, Duty Cycle 설정
- PWM 신호가 출력될 핀 설정

# SW 프로그래밍

## :VADC 모듈에서 변환된 디지털 값 사용 PWM Duty Cycle 제어

- main 함수 작성

초기화 함수 호출 ←

```
//initERU();
initCCU60();
initLED();
initRGBLED();
//initVADC();
initBuzzer();
initGTM();
//initButton();
```

```
GTM_TOM0_TGC1_GLB_CTRL.U |= 0x1 << HOST_TRIG_BIT_LSB_IDX;           // trigger update request s
// from 3 octave 도C ~ 4 octave 도C {도C, 레D, 미E, 파F, 솔G, 라A, 시B, 도C}
unsigned int duty[8] = {130, 146, 164, 174, 195, 220, 246, 262};

while(1)
{
    for(unsigned int i = 0; i < 50000000; i++)
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[0]) - 1;
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[0]) - 1;
}
```



( 단위 : Hz )

음계	1	2	3	4	5	6	7	8
C(도)	32.7032	65.4064	130.8128	261.6256	523.2511	1046.502	2093.005	4186.009
C#	34.6478	69.2957	138.5013	277.1826	554.3653	1108.731	2217.461	4434.922
D(레)	36.7081	73.4162	146.8324	293.6648	587.3295	1174.659	2349.318	4698.636
D#	38.8909	77.7817	155.5635	311.1270	622.2540	1244.508	2489.016	4978.032
E(미)	41.2034	82.4069	164.8138	329.6276	659.2551	1318.510	2637.020	5274.041
F(파)	43.6535	87.3071	174.6141	349.2282	698.4565	1396.913	2793.826	5587.652
F#	46.2493	92.4986	184.9972	369.9944	739.9888	1479.978	2959.955	5919.911
G(솔)	48.9994	97.9989	195.9977	391.9954	783.9909	1567.982	3135.963	6271.927
G#	51.9130	103.8262	207.6523	415.3047	830.6094	1661.219	3322.438	6644.875
A(라)	55.0000	110.0000	220.0000	440.0000	880.0000	1760.000	3520.000	7040.000
A#	58.2705	116.5409	233.0819	466.1638	932.3275	1864.655	3729.310	7458.620
B(시)	61.7354	123.4708	246.9417	493.8833	987.7666	1975.533	3951.066	7902.133

특정 음계 소리를 내기  
위한 PWM 신호의 주기 (Hz)  
→ 3옥타브 도C 부터  
4옥타브 도C 까지 필요한  
주기를 미리 저장

음계마다 필요한 PWM  
주기가 미리 정해져 있음  
→ 필요한 PWM 주기  
선택

# SW 프로그래밍

## :VADC 모듈에서 변환된 디지털 값 사용 PWM Duty Cycle 제어

- main 함수 작성

```
GTM_TOM0_TGC1_GLB_CTRL.U |= 0x1 << HOST_TRIG_BIT_LSB_IDX;  
// trigger update request s  
  
// from 3 octave 도C ~ 4 octave 도C {도C, 레D, 미E, 파F, 솔G, 라A, 시B, 도C}  
unsigned int duty[8] = {130, 146, 164, 174, 195, 220, 246, 262};  
  
while(1)  
{  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[0]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[0]) - 1;  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[1]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[1]) - 1;  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[2]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[2]) - 1;  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[3]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[3]) - 1;  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[4]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[4]) - 1;  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[5]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[5]) - 1;  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[6]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[6]) - 1;  
  
    for(unsigned int i = 0; i < 50000000; i++)  
        GTM_TOM0_CH11_SR0.U = (6250000 / duty[7]) - 1;  
        GTM_TOM0_CH11_SR1.U = (3125000 / duty[7]) - 1;  
  
}  
return (1);
```

시간 간격으로 음계를  
변화시켜가며 부저 작동  
도 → 레 → ... → 시 → 도

6250kHz → 초당 카운터값 6250000번 증가  
→ SR0 (period) 6250000 설정시 1초 지나면  
period match됨, 따라서 주기 1Hz PWM 생성됨

특정 음계 소리를 내기 위한  
PWM 신호의 주기 (Hz) 설정  
duty는 50%로 설정

ex) 3옥타브 도C 주기  
(625000 Hz / 130 Hz) - 1


ex) 3옥타브 도C duty  
(625000 Hz / 130 Hz / 2) - 1

→ SR0 을 130을 나누면 카운터 match값이  
1/130로 줄어듦  
→ 130배 빠른 속도로 match  
→ 130Hz 주기 PWM 생성

SR1은 50%로 해서 duty 50%로 설정

# Build 및 Debug

- 프로젝트 빌드 (ctrl + b)
- 디버그 수행하여 보드에 실행 파일 flash



# 동작 확인

- 부저의 소리를 들어보자

# 감사합니다. 휴식~~