


1. 1) 
$$OUT = A \cdot \overline{SEL} + B \cdot \overline{SEL}$$
  

$$= \overline{A \cdot SEL} \cdot \overline{B \cdot SEL}$$

$\Rightarrow$  4个 NAND 实现


2)  $OUT = \overline{AB+C}$

对于 C 的 logical effort 为  $g = \frac{5}{3}$




3) (1)


本题假设初态  
 $V_a = V_b = 0$



(2)




4)



$$F = \overline{ABC+D}$$

5)



不考虑 PMOS 处电容放电


$$A: t_A = \ln 2 \cdot 8C \cdot \left(\frac{R}{3} \cdot 3\right) = 8 \ln 2 RC$$

$$B: t_B = \ln 2 \cdot \left(\frac{2R}{3} \cdot 6C + 8C \cdot R\right) = 12 \ln 2 RC$$

$$C: t_C = \ln 2 \cdot \left[\frac{R}{3} 6C + 6C \left(\frac{R}{3} + \frac{R}{3}\right) + 8C \cdot R\right] = 14 \ln 2 RC$$


$$D: t_D = \ln 2 \cdot 8C \cdot R = 8 \ln 2 RC$$

$$b) \quad A + B(C \oplus D) + E = \overline{[A + B(C \oplus D)]E} \\ = \overline{[A + B(C\bar{D} + \bar{C}D)]E}$$




D 导致的翻转.

输出 0  $\Rightarrow$  1







三个 nMOS 串联下拉能力大于 1 个 pMOS 上拉能力

输出 1  $\Rightarrow$  0



同理, 三个 nMOS 串联下拉能力大于 1 个 pMOS 上拉能力

2. 1a)



$$\frac{r+2}{r+1}$$

$$\frac{r+3}{r+1}$$

$$\frac{3r+1}{r+1}$$

$$1b) \quad G = \pi g_i = \frac{4r+1}{r+1} \cdot 1 \cdot \frac{r+2}{r+1} = \frac{65}{16}$$

$$H = \frac{C_{out}}{C_{in}} = 8$$

$$B = \pi b_i = 3 \times 4 = 12$$

$$\text{故 } F = GBH = 390$$

$$f = \sqrt[3]{F} = 7.31$$

每一级 Logical Delay 相同时总 Delay 最小

$$\text{得 } C_x = 3.75C, C_y = 6.84C$$


$$D = F + P = 3 \cdot f + \sum P_i = 3 \times 7.31 + (\frac{4r+4}{r+1} + 1 + \frac{2r+2}{r+1}) = 28.93$$

2a) 若工作在 800 MHz, 则 Circuit 1/2 的延迟之和需要小于时钟周期 (最大延迟)

$$T \geq t_{c \rightarrow q} + t_1 + t_2 + t_{\text{setup}}$$

$$1.25 \text{ ns} \geq 0.35 \text{ ns} + \frac{1.0}{N} + 0.6 + 0.15 \text{ ns}$$

$$N \geq 6.67$$



至少 6.67 倍

Hold constraint check:  $t_{\text{hold}} \leq t_{1, \text{min}} + t_{2, \text{min}} + t_{c \rightarrow q, \text{min}}$  满足要求

2b) 最快时钟下需要保证 setup 与 hold 条件能够满足

$$\begin{cases} T \geq t_{c \rightarrow q, \text{max}} + t_{1, \text{max}} + t_{2, \text{max}} + t_{\text{setup}} \\ t_{\text{hold}} \leq t_{c \rightarrow q, \text{min}} + t_{1, \text{min}} + t_{2, \text{min}} \end{cases}$$

又有  $t_{1, \text{max}} + t_{2, \text{max}} = 2(t_{1, \text{min}} + t_{2, \text{min}})$

故  $T - t_{c \rightarrow q, \text{max}} - t_{\text{setup}} \geq 2(t_{\text{hold}} - t_{c \rightarrow q, \text{min}})$

得  $T \geq 0.7 \text{ ns}$

最大频率为  $f_{\text{max}} = \frac{1}{T_{\text{min}}} = 1.43 \text{ GHz}$

3) 为保证输出结果正确, 寄存器级间需满足 setup 与 hold 条件

$$\begin{cases} T \geq t_{c \rightarrow q} + t_{\text{logic}} + t_{\text{setup}} + \delta_{\text{min}} \\ t_{\text{hold}} \leq t_{c \rightarrow q} + t_{\text{logic}} - \delta_{\text{max}} \end{cases} \rightarrow \text{skew 总会使得系统更坏}$$

有  $\begin{cases} T \geq 150 \text{ ps} + \frac{100 \text{ ns}}{N} + 100 \text{ ps} + 70 \text{ ps} \times N^2 \\ 60 \text{ ps} \leq 150 \text{ ps} + \frac{100 \text{ ns}}{N} - 70 \text{ ps} \times N^2 \end{cases}$

解得  $\begin{cases} N \leq 11.3 \\ T \geq 250 \text{ ps} + \frac{100 \text{ ns}}{N} + 70 \text{ ps} \times N^2 \end{cases}$

当 N 取 9 时, T 最小为 17.03 ns

频率最大为 58.7 MHz

4a) logical effort delay 为  $F = \sum g \cdot h = \frac{C_{\text{in}2} + 50 \text{ fF}}{5 \text{ fF}} + \frac{80 \text{ fF} + C_{\text{in}3}}{C_{\text{in}2}} + \frac{500 \text{ fF}}{C_{\text{in}3}}$

优化目标为使 F 最小, 有解得  $\begin{cases} C_{\text{in}2} = 32.15 \text{ fF} \\ C_{\text{in}3} = 126.8 \text{ fF} \end{cases}$

解  $\begin{cases} \frac{\partial F}{\partial C_{\text{in}2}} = 0 \\ \frac{\partial F}{\partial C_{\text{in}3}} = 0 \end{cases}$

得最小的延迟为  $t_{\text{delay}} = (F + P) t_{p0} = 596 \text{ ps}$

4b) 取  $C_{\text{in}2}$  为 30 fF,  $C_{\text{in}3}$  为 130 fF, 算得

$t_{\text{delay}} = (F' + P) t_{p0} = 597 \text{ ps}$

3. 1) 状态机逻辑为 (@ posedge CLK)

```
if (X=0) begin
    if B    X<=0
    if !B   X<=1
end
else if (X=1) begin
    if (AB) X<=1
    if !(AB) X<=0
end
```

故使用一个寄存器来存储 X, 其输入有

$$IN = (!X)(!B) + (X)(AB)$$

=> 由此可得电路图如右图所示

