

# 智能硬件体系结构


第三讲Supp: 电路基础-晶体管与数字电路设计-2

潘泽伦

2024年秋季



### Hold Time Constraint




### 假设clk没有非理想特性:

- R1存着t时刻的值 $x_t$ , R2存着t-1时刻的值 $f(x_{t-1})$  (因为clk同时到达R1与R2, 因此R2锁存上一时刻的R1输出经过组合逻辑值)
- t+1时刻clk到达,R1变为t+1时刻值 $x_{t+1}$ ,为了使R2正确采样到 $f(x_t)$ , $x_t$ 经过组合逻辑之后的 $f(x_t)$ 需保持 大于R2的 $t_{hold}$ 时间(假设时钟足够长,时钟来之前R2输入已经是 $f(x_t)$ ,因此setup肯定满足)
- 而f(x<sub>t</sub>)的最小保持时间由R1的clk引起输出变化的延迟 t<sub>c->q</sub>的最小值加上组合逻辑的最小延迟t<sub>plogic, min</sub>决定
- · 因此有Hold Constraint



### Setup Constraint




#### 假设clk没有非理想特性:

- R1存着t时刻的值 $x_t$ , R2存着t-1时刻的值 $f(x_{t-1})$  (因为clk同时到达R1与R2, 因此R2锁存上一时刻的R1输出经过组合逻辑值)
- t+1时刻clk到达,R1变为t+1时刻值x<sub>t+1</sub>,为了使R2正确采样到f(x<sub>t</sub>),需要在t时刻之后R2输入变为f(x<sub>t</sub>)足够久,也即大于setup时间t<sub>su</sub>
- t 时刻时钟之后R2输入变为 $f(x_t)$ 距离t+1时钟上升沿的最小距离为: $T-t_{c->q,max}-t_{plogic,max}$ (即一个时钟周期减去最长的延迟)
- · 因此有Setup Constraint



### · CLK skew和jitter的影响



Minimum cycle time:


$$T \ge t_{c-q} + t_{su} + t_{logic} - \delta$$

Worst case is when receiving edge arrives early (negative  $\delta$ )

- 对setup情况最坏来说是R2的clk来的比R1早了(意味着R2的输入需要更早变化为正确值),此时clk skew为负数
- 假如skew是正数,意味着R2时钟到达比R1
   晚,反而对时钟周期条件更加宽松,所以在不等式中减去skew影响
- 因此有得到带有clk skew的setup constraint公式



# · CLK skew和jitter的影响



#### Hold time constraint:

$$t_{(c-q, cd)} + t_{(logic, cd)} > t_{hold} + \delta$$

Worst case is when receiving edge arrives late (positive skew)
Race between data and clock
cd: contamination delay (fastest possible delay)

- 对hold来说最坏情况是R2时钟来的更晚(意味着R2输入需要保持更长的时间才能确保在R2时钟到来之后维持hold时间),此时skew为正数,也即R2输入变化的最小延迟需要减去skew(也即除去R2时钟晚来的这一段时间)后仍大于hold time才能保证R2的正确采样
- 因此有得到带有clk skew的hold constraint公式

# 什么是Verilog语言

### 和桌头等 PEKING UNIVERSITY

### ・为什么需要一种硬件描述语言



### What is HDL, Verilog?

#### What is Verilog?

- ▶ Hardware Description Language IEEE 1364-2005
  - ▶ Superseded by SystemVerilog IEEE 1800-2009
- ▶ Two Forms
  - 1. Behavioral
  - 2. Structural
- ▶ It can be built into hardware. If you can't think of at least one (inefficient) way to build it, it might not be good.

#### Why do I care?

- ▶ We use Behavioral Verilog to do computer architecture here.
- Semiconductor Industry Standard (VHDL is also common, more so in Europe)



2



· 行为级Verilog与模块级Verilog



# Behavioral vs. Sturctural



- ► Describes function of design
- Abstractions
  - Arithmetic operations (+,-,\*,/)
  - ► Logical operations (&, |, ^, ~)

### Structural Verilog

- Describes construction of design
- ► No abstraction
- Uses modules, corresponding to physical devices, for everything



Suppose we want to build an adder?





# · 用Verilog语言构建一个1bit的加法器

# Structural Verilog




Figure: 1-bit Full Adder

```
module one_bit_adder(
    input wire a,b,cin,
    output wire sum,cout);
    wire w_0,w_1,w_2;
    xor u0(w_0,a,b);
    xor u1(sum,w_0,cin);
    and u2(w_1,w_0,cin);
    and u3(w_2,a,b);
    or u4(cout,w_1,w_2);
endmodule
```

# Behavioral Verilog

```
module one_bit_adder(
    input wire a,b,cin,
    output wire sum, cout);
    assign sum = a ^ b ^ cin;
    assign cout = ((a ^ b) & cin) | a & b;
endmodule
OR ...
    module one_bit_adder(
        input logic a,b,cin,
        output logic sum, cout);
        always_comb
        begin
           sum = a ^ b ^ cin;
           cout = 1'b0;
           if ((a ^ b) & cin) | (a & b))
               cout = 1'b1;
        end
    endmodule
```

### 和桌头掌 PEKING UNIVERSITY

### ・数据结构与可综合性

## Data Types, Values

#### Synthesizable Data Types

wires Also called nets

```
wire a_wire;
wire [3:0] another_4bit_wire;
```

Cannot hold state

#### logic Replaced reg in SystemVerilog

```
logic [7:0] an_8bit_register;
reg a_register;
```

- ► Holds state, might turn into flip-flops
- Less confusing than using reg with combinational logic (coming up...)

### Unsynthesizable Data Types

integer Signed 32-bit variable

time Unsigned 64-bit variable

real Double-precision floating point variable

#### Four State Logic

- 0 False, low
- 1 True, high
- Z High-impedance, unconnected net
- X Unknown, invalid, don't care

7

### 和某人学 PEKING UNIVERSITY

### ・运算符与赋值规则

# Operators

Arithmetic	
*	Multiplication
/	Division
+	Addition
-	Subtraction
%	Modulus
**	Exponentiation
Bitwise	
~	Complement
&	And
- 1	Or
~	Nor
^	Xor
~~	Xnor
	Logical
!	Complement
&&	And
-11	Or

Shift		
>>	Logical right shift	
<<	Logical left shift	
>>>	Arithmetic right shift	
<<<	Arithmetic left shift	
Relational		
>	Greater than	
>=	Greater than or equal to	
<	Less than	
<=	Less than or equal to	
!=	Inequality	
!==	4-state inequality	
==	Equality	
===	4-state equality	
	Special	
{,}	Concatenation	
$\{n\{m\}\}$	Replication	
?:	Ternary	

### Setting Values

#### assign Statements

- ▶ One line descriptions of combinational logic
- ► Left hand side must be a wire (SystemVerilog allows assign statements on logic type)
- ▶ Right hand side can be any one line verilog expression
- ▶ Including (possibly nested) ternary (?:)

#### Example

```
module one_bit_adder(
    input wire a,b,cin,
    output wire sum,cout);
    assign sum = a ^ b ^ cin;
    assign cout = ((a ^ b) & cin) | a & b;
endmodule
```

思想自由 兼容并包

### 社主大学 PEKING UNIVERSITY

### ・运算符与赋值规则

# Setting Values

#### always Blocks

- Contents of always blocks are executed whenever anything in the sensitivity list happens
- ► Two main types in this class...
  - always\_comb
    - implied sensitivity lists of every signal inside the block
    - ▶ Used for combinational logic. Replaced always @\*
  - always\_ff @(posedge clk)
    - sensitivity list containing only the positive transition of the clk signal
    - Used for sequential logic
- All left hand side signals need to be logic type.

# Examples

#### Combinational Block

```
always_comb
begin
    x = a + b;
    y = x + 8'h5;
end
```

#### Sequential Block

```
always_ff @(posedge clk)
begin
    x <= #1 next_x;
    y <= #1 next_y;
end</pre>
```

### 和桌头掌 PEKING UNIVERSITY

### ・运算符与赋值规则

## Blocking vs. Non-blocking statement

VS.

#### **Blocking Assignment**

- ► Combinational Blocks
- ► Each assignment is processed in order, earlier assignments block later ones
- ▶ Uses the = operator

#### Nonblocking Assignment

- Sequential Blocks
- All assignments occur "simultaneously," delays are necessary for accurate simulation
- ▶ Uses the <= operator

### Blocking Example

```
always_comb
begin
    x = new_val1;
    y = new_val2;
    sum = x + y;
end
```

- Behave exactly as expected
- Standard combinational logic




Figure: Timing diagram for the above example.



### 和某人学 PEKING UNIVERSITY

### ・运算符与赋值规则

#### Nonblocking Example

```
always_ff @(posedge clock)
begin
    x <= #1 new_val1;
    y <= #1 new_val2;
    sum <= #1 x + y;
end</pre>
```

- What changes between these two examples?
- Nonblocking means that sum lags a cycle behind the other two signals




Figure: Timing diagram for the above example.

### Bad Example

```
always_ff @(posedge clock)
begin
    x <= #1 y;
    z = x;
end</pre>
```

- z is updated after x
- z updates on negedge clock




Figure: Timing diagram for the above example.

### 社桌大學 PEKING UNIVERSITY

### ・避免Latch的出现

#### Latches

- What is a latch?
  - Memory device without a clock
- Generated by a synthesis tool when a net needs to hold state without being clocked (combinational logic)
- Generally bad, unless designed in intentionally
- Unnecessary in this class

#### Latches

- Always assign every variable on every path
- ► This code generates a latch
- Why does this happen?

```
always_comb
begin
    if (cond)
        next_x = y;
end
```

### To avoid unintentional latches

#### Possible Solutions to Latches

end

```
always_comb
begin
    next_x = x;
    if (cond)
        next_x = y;
end

always_comb
begin
    if (cond)
        next_x = y;
else
    next_x = x;
```

### 和桌头掌 PEKING UNIVERSITY

### · Module的概念

### Modules

#### Intro to Modules

- Basic organizational unit in Verilog
- Can be reused

#### Module Example

```
module my_simple_mux(
    input wire select_in, a_in, b_in; //inputs listed
    output wire muxed_out); //outputs listed
    assign muxed_out = select_in ? b_in : a_in;
endmodule
```

### Writing Modules

- Inputs and outputs must be listed, including size and type
  format: <dir> <type> <[WIDTH-1:0]> <name>;
  e.g. output logic [31:0] addr;
- ▶ In module declaration line or after it, inside the module

#### Instantiating Modules

► Two methods of instantiation

- The former is much safer...
- ► Introspection (in testbenches): module.submodule.signal



### · 时序逻辑与组合逻辑的可综合性

# Keys to Synthesizability

- ▶ Remember Behavioral Verilog implies no specific hardware design
- ▶ But, it has to be synthesizable
- Better be able to build it somehow

### Combinational Logic

- Avoid feedback (combinatorial loops)
- Always blocks should
  - Be always\_comb blocks
  - Use the blocking assignment operator =
- ► All variables assigned on all paths
  - Default values
  - if(...) paired with an else

# Sequential Logic

#### Sequential Logic

- Avoid clock- and reset-gating
- ► Always blocks should
  - Be always\_ff @(posedge clock) blocks
  - ▶ Use the nonblocking assignment operator, with a delay <= #1
- ▶ No path should set a variable more than once
- ▶ Reset all variables used in the block
- //synopsys sync\_set\_reset "reset"

### ・控制与流程

### Flow Control

#### All Flow Control

- Can only be used inside procedural blocks (always, initial, task, function)
- ▶ Encapsulate multiline assignments with begin...end
- Remember to assign on all paths

#### Synthesizable Flow Control

- ▶ if/else
- case

#### Unsythesizable Flow Control

- Useful in testbenches
- ► For example. . .
  - ▶ for
  - ▶ while
  - repeat
  - forever



### Synthesizable Flow Control Example

```
always_comb
begin
    if (muxy == 1'b0)
        y = a;
    else
        y = b;
end
```

### The Ternary Alternative

```
wire y;
assign y = muxy ? b : a;
```

#### Casez Example

```
always_comb
begin
    casez(alu_op)
        3'b000: r = a + b;
        3'b001: r = a - b;
        3'b010: r = a * b;
        ...
        3'b1??: r = a ^ b;
    endcase
end
```



### ・测试与验证

# Testing

#### What is a test bench?

- Provides inputs to one or more modules
- Checks that corresponding output makes sense
- Basic building block of Verilog testing

#### Why do I care?

- Finding bugs in a single module is hard...
- But not as hard as finding bugs after combining many modules
- Better test benches tend to result in higher project scores

#### Intro to Testbench

#### Features of the Test Bench

- Unsynthesized
  - Remember unsynthesizable constructs? This is where they're used.
  - In particular, unsynthesizable flow control is useful in testbenches (e.g. for, while)
- Programmatic
  - Many programmatic, rather than hardware design, features are available e.g. functions, tasks, classes (in SystemVerilog)

A good test bench should, in order...

- 1. Declare inputs and outputs for the module(s) being tested
- Instantiate the module (possibly under the name DUT for Device Under Test)
- 3. Setup a clock driver (if necessary)
- 4. Setup a correctness checking function (if necessary/possible)
- 5. Inside an initial block...
  - 5.1 Assign default values to all inputs, including asserting any available reset signal
  - 5.2 \$monitor or \$display important signals
  - 5.3 Describe changes in input, using good testing practice

思想自由 兼容并包



### Testbench的initial block

#### initial Block Example

```
initial
begin
     @(negedge clock);
    reset = 1'b1;
     in0 = 1'b0;
     in1 = 1'b1;
     @(negedge clock);
    reset = 1'b0;
     @(negedge clock);
    in0 = 1'b1;
     ...
end
```

### Testbench常用组成模块

#### task

- Reuse commonly repeated code
- ► Can have delays (e.g. #5)
- ► Can have timing information (e.g. @(negedge clock))
- Might be synthesizable (difficult, not recommended)

#### function

- Reuse commonly repeated code
- ► No delays, no timing
- Can return values, unlike a task
- ► Basically combinational logic

#### task Example

```
task exit_on_error;
   input [63:0] A, B, SUM;
   input C_IN, C_OUT;
   begin

$display("@@@ Incorrect at time %4.0f", $time);
$display("@@@ Time:%4.0f clock:%b A:%h B:%h CIN:%b SUM:%h"
        "COUT:%b", $time, clock, A, B, C_IN, SUM, C_OUT);
$display("@@@ expected sum=%b", (A+B+C_IN) );
$finish;
   end
endtask
```

#### function Example

```
function check_addition;
   input wire [31:0] a, b;
   begin
      check_addition = a + b;
   end
endfunction

assign c = check_addition(a,b);
```

### 社桌大学 PEKING UNIVERSITY

### Testbench的示例

# System tasks and functions

### Test Bench Setup

More available at ASIC World.



### Testbench内的testcase

#### Test Bench Test Cases

```
initial
begin
    $monitor("Time:%4.0f clock:%b reset:%b taken:%b trans:%b"
        "pred: %b", $time, clock, reset, taken,
       transition, prediction);
    clock = 1'b1;
   reset = 1'b1;
                                                      Remember to...
   taken = 1'b1;
   transition = 1'b1;
                                                        ► Initialize all module inputs
    @(negedge clock);
                                                        ► Then assert reset
    @(negedge clock);
   reset = 1'b0;
                                                        ▶ Use @(negedge clock) when changing inputs to avoid race
    @(negedge clock);
                                                          conditions
   taken = 1'b1;
    @(negedge clock);
    . . .
    $finish;
end
```



## · Verilog+Testbench的简单实例

```
module my_fir (
                                          input
                                                                                                                  clk,
                                                                                                                 reset_n,
                                          input
                                          input signed [7:0] fir in,
                                                                                                                  fir val,
                                          input
                                                                                                                                                    fir out val,
                                          output reg
                                          output reg signed [6:0]
                                                                                                                                                    fir out );
// Internal signals (wires and FFs)
//===========
localparam
                                                                                                                                      = -7;
                                                                                     h0
localparam
                                                                                                                                     = 13;
                                                                                     h1
•••
                                                                       signed [7:0]
                                                                                                                                             in d0;
 reg
                                                                       signed [7:0]
                                                                                                                                             in d1;
 reg
                                                                       signed [7:0]
                                                                                                                                             in_d4;
 reg
                                                                                                                                             in val reg;
Reg
                                                                       signed [11:0]
                                                                                                                                             mult_out0;
wire
                                                                       signed [11:0]
                                                                                                                                             mult out1;
 wire
                                                                       signed [14:0]
                                                                                                                                             sum out;
 wire
                                                                                                                                                                                // combinational logic
                                                                       mult out0 = in d4*h0;
assign
                                                                       mult out1 = in d3*h1;
 assign
                                                                       sum_out = \{(3, mult_out0[11]), mult_out0\} + \{(3, mult_out1[11]), mult_out1\} + \{(3, mult_out2[11]), mult_out2\} + \{(3, mult_out2[11]), mult_out2] + \{(3, mult_out2[11]), mult_out2[11]) + \{(3, mult_out2[11]), mult_out2[11]) + \{(3, mult_out2[11]), mult_out2[11]) + \{(3, mult_out2[1
assign
mult_out3[11]}, mult_out3} + {{3, mult_out4[11]}, mult_out4};
                                                                                                                                                                                                                                                      // sign extension and then add.
```

```
+ = 4±+
```

```
always @(posedge clk or negedge reset_n)
         begin
         if (~reset n)
                  begin
                  in_d0
                            <= 0;
                  in d1
                            <= 0;
                                     <= 1'b0;
                  in val reg
                  fir out val
                                     <= 1'b0;
                  fir_out
                                     <= 0;
                  end
         else
                  begin
                                     <= #1 fir val;
                  in_val_reg
                                     <= #1 fir in;
                  in_d0
                  in d0
                                     <= #1 in d0;
                  fir_out_val
                                     <= #1 in val reg;
                  fir_out
                                     <= #1 sum out[9:3];
                  end
         end
```

endmodule



# · Verilog+Testbench的简单实例

```
'timescale 1 ns / 1 ps
module my fir tb;
            CLOCK PERIOD
                                 = 125;
                                            // 8MHz
parameter
reg
                  reset_n;
reg
reg signed [7:0]
                   fir_in;
                    fir_val;
reg
                   fir_out_val;
reg
reg signed [6:0]
                   fir out;
                  finput, in read cnt;
integer
my_fir UUT(
                    (clk
          .dk
          .reset n
                              (reset n ),
          .fir_in
                              (fir in
         .fir val
                    (fir val
                   (fir_out
          .fir out
          .fir_out_val
                              (fir_out_val
);
initial
 begin
                       = $fopen("input.txt", "r");
          finput
          dk
                       = 1'b0;
          reset n
                       = 1'b1;
          in read cnt =-1;
          #(CLOCK PERIOD)
          reset n
                        = 1'b0;
          #(CLOCK_PERIOD)
          reset_n
                        = 1'b1;
        #(CLOCK_PERIOD/2.0) clk = ~clk;
```

```
always @ (negedge clk)
  begin
    begin
    if (in_read_cnt < 1)
      fir_val
                 = 1'b0;
    else
      begin
      in read cnt
                      = $fscanf(finput,"%d %d\n", fir_in, fir_val);
      if (in_read_cnt < 1)
        begin
        $fclose(finput);
        fir val
                   = 1'b0:
        end
      else
        begin
        end
      end
  end
```



