



北京大学
PEKING UNIVERSITY

人工智能的硬件基石

从物理器件到计算架构

第二讲：半导体晶体管与逻辑设计



主讲：陶耀宇

2025年春季

注意事项

• 课程作业情况

- 第1次作业将在下周一，3月3号课后放出

之后大致每隔2-3周一次

- 第1次lab时间：3月10-4月10
- 第2次lab时间：4月10-6月10

2025年秋季学期
主讲：陶耀宇

注意事项

• 课程作业情况

- 请各位选课同学在第二周周四 (2.27) 23:59前，**使用学号登陆CLab平台**，并同意用户协议以激活账号
- 激活账号是后续lab能够进行的必要条件，请务必完成！
- Clab网址：clab.pku.edu.cn
- Clab问题请联系助教詹喆同学

目录



CONTENTS



01. CMOS晶体管与静态逻辑
02. 电路延迟分析与逻辑功效
03. 动态逻辑电路与时序电路
04. 复杂计算单元与线路分析



MOSFET晶体 – 现代芯片的基石

- 本课程从MOSFET开始，从基础微电子器件出发





MOSFET晶体 – 现代芯片的基石

- N型与P型半导体的概念




电子处于“多余”状态。
半导体内富含自由电子。
外加电压后电子就会被吸向+极
半导体变为导电的状态



没有电子的“空位”状态
这种空位叫空穴，也就是说空穴
中无实体，也叫虚拟粒子

MOSFET晶体 – 现代芯片的基石


- PN结的概念 – 导通状态



- 对PN结外加电压使P为正极，空穴和电子都向结面移动
当空穴与电子在结面（Junction）相遇时，电子飞入空穴，两者抵消
- 相应的新电子从电源补充流入n层，同时电子从p层流出而产生新的空穴，如
此反复，电流不断通过

MOSFET晶体 – 现代芯片的基石


- PN结的概念 – 断开状态



- 对PN结外加电压使N为正极。
- 空穴和电子向相互远离的方向移动，因此不会在结面相遇，电流无法通过
- 在结面附近会形成既无空穴又无电子存在的区域，叫做耗尽层，它会产生耐压。
- 从上述可知pn结具有整流作用

MOSFET晶体 – 现代芯片的基石


- MOSFET结的概念 – 栅极(gate)、漏极(drain)和源极(source)




- 当栅极-源极间的电压 $V_{GS}<V_{th}$ 时，N接了电源正极无论漏极-源极间的电压 V_{ds} 为多少，因为**PN结的单向导通性**，不会有电流从漏极流向源极
- 当 V_{GS} 超过阈值电压 V_{th} 后，会形成一个横跨二氧化硅层的电场，在这种电场的作用下，**SiO₂层和P区交界处附近的电子会被吸引至SiO₂侧**，在SiO₂侧形成一个局部电子浓度相对较高的带状区域(沿着SiO₂表面)，即**N型导电沟道(depeletion)**

MOSFET晶体 – 现代芯片的基石


- MOSFET有三个工作区间：断开、线性（欧姆区间）、饱和（电压不随电流线性增加）




区间1 核心： V_g 不足



区间3 核心： V_d 过大






核心： V_d 不足
 Linear operating region (ohmic mode)




V_{th} : MOSFET的阈值电压与工艺相关

- 断开区间: $V_{gs} < V_{th}$
- 线性区间: $V_{ds} < V_{gs} - V_{th}$
- 饱和区间: $V_{ds} > V_{gs} - V_{th}$




MOSFET晶体 – 现代芯片的基石

- MOSFET的制造过程总结




MOSFET晶体 – 现代芯片的基石

• NMOS与PMOS



NMOS




PMOS

当栅极处于低电压：


- § 体端 (body) 接地，即低电压
- § 栅极 (gate) 下通道中不存在导电通路
- § 无电流流动，晶体管关闭

MOSFET晶体 – 现代芯片的基石

• NMOS与PMOS



NMOS




PMOS

当栅极处于高电压：


- § MOS 电容栅极上有正电荷，体端则有负电荷
- § 将栅极下的通道反转为 n 型
- § 现在电流通过通道流过n型硅，晶体管导通

MOSFET晶体 – 现代芯片的基石

• NMOS与PMOS



NMOS



PMOS

主讲：陶耀

类似NMOS，但掺杂和电压相反










§ 体端与高电平相连 (VDD)

§ 栅极低电平：晶体管导通


§ 栅极高电平：晶体管关闭

MOSFET作为开关的行为级模型

- NMOS、PMOS和简单反相器






$$V_{in} = V_{DD}$$



$$V_{in} = 0$$


MOSFET晶体 – 现代芯片的基石

- NMOS与PMOS的寄生电容




经典静态逻辑电路

- NMOS、PMOS可以组成PDN和PUN



PMOS only



NMOS only

上拉逻辑设计:

Pull-up network: make a connection from V_{dd} to F when $F(In_1, In_2, \dots, In_N) = 1$

$F = F(In_1, In_2, \dots, In_N)$

Pull-down network: make a connection from Ground to F when $F(In_1, In_2, \dots, In_N) = 0$

下拉逻辑设计:


PUN and PDN are *dual networks*

经典静态逻辑电路

- 由PDN和PUN组成的NAND门电路

A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0

Truth Table of a 2 input NAND gate



当A和B同为1时，输出为0

当A和B有0时，输出为1

PDN: Connects OUT to ground when $A \bullet B = 1$

PUN: Connects OUT to V_{dd} when $\overline{A} + \overline{B} = 1$

So OUT = Complement of PDN function


Also OUT = PUN function with each input inverted

经典静态逻辑电路

- 由PDN和PUN组成的复杂静态逻辑电路


$$F = \overline{D + (A(B + C))}$$

什么情况下F为0 $\rightarrow D+A(B+C) = 1$



忽略取非操作，直接构建PDN

Ex: $D+X$ 意味着D与X并联




构建PDN的亚网络

在SN3内，B和C是并联的，


则在PUN中，他们串联

自下向上构建



- 简单1bit加法器电路

- $A[n-1:0] + B[n-1:0] = S[n-1:0]$



A	B	C _{in}	C _{out}	S	carry status
0	0	0	0	0	kill
0	0	1	0	1	kill
0	1	0	0	1	propagate
0	1	1	1	0	propagate
1	0	0	0	1	propagate
1	0	1	1	0	propagate
1	1	0	1	0	generate
1	1	1	1	1	generate


- $C_o = AB + BC_i + AC_i = AB + (A + B)C_i$
- $S = A \oplus B \oplus C_i = ABC_i + \overline{C_o}(A + B + C_i)$
- $G = AB, K = \overline{A} \overline{B}, P = A \oplus B$

系统结构

单比特加法器逻辑设计

- 简单1bit加法器电路

- $C_o = AB + BC_i + AC_i = AB + (A + B)C_i$
- $S = A \oplus B \oplus C_i = ABC_i + \overline{C_o}(A + B + C_i)$
- 28 transistors



目录




CONTENTS



01. CMOS晶体管与静态逻辑
02. 电路延迟分析与逻辑功效
03. 动态逻辑电路与时序电路
04. 复杂计算单元与线路分析

什么是电路的延迟


- 以Inverter反相器为例



什么是电路的延迟


- 一阶RC延迟分析

A First-Order RC Network




反相器延迟

- 利用一阶RC延迟分析方法



$$V_{in} = 0$$

(a) Low-to-high



$$V_{in} = V_{DD}$$

(b) High-to-low

$$t_{pHL} = f(R_N \times C_L)$$

$$t_{pHL} = 0.69 R_N \times C_L$$

$$t_{pLH} = 0.69 R_P \times C_L$$

降低延迟的设计方法

- 利用一阶RC延迟分析方法

$$t_{pHL} = f(R_N \times C_L)$$


$$t_{pHL} = 0.69R_N \times C_L$$

$$t_{pLH} = 0.69R_P \times C_L$$

- 利用较小的电容 – 降低C
 - 版图紧凑, 布局合理
 - 保持较短走线&减少diffusion routing
- 增加晶体管尺寸 – 降低 R
 - 避免self-loading出现, 否则会导致寄生电容增大
- 增加电源电压
 - 同时会影响可靠性与功耗, 因而一般不采用

输入Pattern对延迟的影响

- 利用一阶RC延迟分析方法




电路延迟与输入的顺序有关!


- Ignore C_{int} for the moment!
- Low to high transition
 - both inputs go low
 - delay is $0.69 R_p / 2 C_L$
 - one input goes low
 - delay is $0.69 R_p C_L$
- High to low transition
 - both inputs go high
 - delay is $0.69 2R_n C_L$

利用Transistor Ordering提升逻辑速度

- 复杂的Transistor Ordering需要仿真工具支持



延迟由 C_L 与 C_1 放电时间决定




延迟由 C_L 放电时间决定

逻辑电路的Elmore Delay模型

- 拓展多级的RC模型



- 导通晶体管看作电阻
- 电路网络建模为RC阶梯
- RC阶梯的Elmore延迟
- Apply to complex gates (i.e.,stacks),also interconnect (later)

$$\begin{aligned}
 t_{pd} &\approx \sum_{\text{nodes } i}^{0.69} R_{i-to-source} C_i \\
 &= (R_1 C_1 + (R_1 + R_2) C_2 + \dots + (R_1 + R_2 + \dots + R_N) C_N)
 \end{aligned}$$



逻辑电路的Transistor Sizing

- 目标是将PDN和PUN的延迟进行匹配








$$OUT = \overline{D} + \overline{A} \cdot (\overline{B} + \overline{C})$$

逻辑电路的Elmore Delay模型

• 拓展多级的RC模型 – 3-input NAND gates

- Estimate worst-case rising and falling delay of 3-input NAND driving f identical gates.
- $R=13\text{ k}\Omega/\text{unit}$
- $C=0.21\text{ fF/unit}$





$$t_{pd} = 1.5C \frac{R}{3} + 1.5C \left(\frac{R}{3} + \frac{R}{3} \right) + [(9+5f)C] \left(\frac{R}{3} + \frac{R}{3} + \frac{R}{3} \right)$$

$$t_{pd} = (10.5 + 5f)RC$$

0.69

0.69

5

目录


CONTENTS



01. 晶体管与逻辑门电路基础
02. 电路延迟分析与逻辑功效
03. 动态逻辑电路与时序电路
04. 复杂计算单元与线路分析

电路时序的基本概念

• 同步时序 (Synchronous Timing)




触发器
(Register)

组合逻辑 (各种逻辑门电路)


电路时序的基本概念

• 触发器的Setup Time和Hold Time





Setup Time

Hold Time



电路时序的基本概念

- 同步时序 (Synchronous Timing)



$$T_{c-q} + t_{p\text{logic},\min} \geq t_{\text{hold}}$$



min

$$T \geq t_{c-q} + t_{p\text{logic},\max} + t_{su}$$

max


电路时序的基本概念

- 时钟的不稳定性



Minimum cycle time:
 $T \geq t_{c-q} + t_{su} + t_{logic} - \delta$

最坏情况为接收边沿过早到达 (negative δ)



Hold time constraint:
 $t_{(c-q, cd)} + t_{(logic, cd)} > t_{hold} + \delta$

最坏情况为接收边沿过晚到达 (正偏差)
 数据和时钟之间的竞争

Cd: contamination delay (最快可能延迟)

目录


CONTENTS




01. 晶体管与逻辑门电路基础
02. 电路延迟分析与逻辑功效
03. 动态逻辑电路与时序电路
04. 复杂计算单元与线路分析

- 简单1bit加法器电路

- $C_o = AB + BC_i + AC_i = AB + (A + B)C_i$
- $S = A \oplus B \oplus C_i = ABC_i + \overline{C_o}(A + B + C_i)$
- 28 transistors



- Ripple Carry加法器电路



最差延迟与比特数呈线性关系


$$t_d = O(N)$$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit

加法器设计

- 基于PGK的加法器设计方法



$$\text{Generate } (G) = AB$$

$$\text{Propagate } (P) = A \oplus B$$

- Generate: $C_{out} = 1$ independent of C_{in}
 - $G = A \bullet B$
- Propagate: $C_{out} = C_{in}$
 - $P = A \oplus B$
- Kill: $C_{out} = 0$ independent of C_{in}
 - $K = \sim A \bullet \sim B$

$$C_o(G, P) = \underline{G + PC_i} \quad \left\{ \begin{array}{l} P = A \oplus B \\ P = A + B \end{array} \right.$$

$$S(G, P) = P \oplus C_i$$

- 基于PGK的加法器设计方法


Carry-Ripple using P and G

$$C_{i:0} = G_i + P_i \cdot C_{i-1:0}$$

$$G_{0:0} = C_{in}$$

$$P_{0:0} = 0$$






$$C_{out,i} = G_{i:0}$$



$$t_{adder} = t_{setup} + (N-1) t_{carry} + \max(t_{carry}, t_{sum})$$

加法器设计

- 基于PGK的加法器设计方法




PG生成逻辑

Carry Ripple的PG图

下节课

• 基于PGK的加法器设计方法 – 复杂PG树加法器




$\log_2(N)$

$$G_{15:0} = G_{13:6} + P_{13:6} \underline{G_{5:0}}$$

$$\begin{cases} G_{13:6} = G_{13:10} + \\ P_{13:10} \underline{G_{9:6}} \\ P_{13:6} = P_{13:10} \underline{P_{9:6}} \end{cases}$$


$$G_{5:0} = G_{5:2} + P_{5:2} \underline{G_{1:0}}$$



加法器设计


• 基于PGK的加法器设计方法 – 复杂PG树加法器

Brent-Kung



Sklansky


$\log_2(n)$



- Uneven sizing $(10:8) + (7:0)$
- Large fanout

Han-Carlson

$\log_2(n) + 1$



Low fanout, tradeoff between logic levels and wiring
Reduces wire length by half ! → half power compared to Kogge Stone

- Kogge-Stone: low logic levels, low fanout, high wiring
- Brent-Kung: low fanout, low wiring, high logic levels
- Sklansky: low logic levels, low wiring, high fanout

乘法器设计

- 乘法器设计的核心是部分和累加

Example:

$$\begin{array}{r}
 1100 : 12_{10} \\
 0101 : 5_{10} \\
 \hline
 1100 \\
 0000 \\
 1100 \\
 0000 \\
 \hline
 00111100 : 60_{10}
 \end{array}$$

multiplicand

multiplier

partial
products

product

$M \times N$ 比特乘法

- 产生N个M比特部分乘积
- 求和得到M+N比特的结果

乘法器设计

- 乘法器设计的核心是部分积和累加


Multiplicand: $Y = (y_{M-1}, y_{M-2}, \dots, y_1, y_0)$

Multiplier: $X = (x_{N-1}, x_{N-2}, \dots, x_1, x_0)$

Product: $P = \left(\sum_{j=0}^{M-1} y_j 2^j \right) \left(\sum_{i=0}^{N-1} x_i 2^i \right) = \sum_{i=0}^{N-1} \sum_{j=0}^{M-1} x_i y_j 2^{i+j}$

	y_5	y_4	y_3	y_2	y_1	y_0					
	x_5	x_4	x_3	x_2	x_1	x_0					
	x_0y_5	x_0y_4	x_0y_3	x_0y_2	x_0y_1	x_0y_0					
	x_1y_5	x_1y_4	x_1y_3	x_1y_2	x_1y_1	x_1y_0					
	x_2y_5	x_2y_4	x_2y_3	x_2y_2	x_2y_1	x_2y_0					
	x_3y_5	x_3y_4	x_3y_3	x_3y_2	x_3y_1	x_3y_0					
	x_4y_5	x_4y_4	x_4y_3	x_4y_2	x_4y_1	x_4y_0					
	x_5y_5	x_5y_4	x_5y_3	x_5y_2	x_5y_1	x_5y_0					
p_{11}	p_{10}	p_9	p_8	p_7	p_6	p_5	p_4	p_3	p_2	p_1	p_0



Each dot represents a bit



乘法器设计

- 乘法器设计的核心是部分和累加

Each dot represents a bit



- 如何减少部分和累加的次数?

- Array multiplier requires N partial products
- If we looked at groups of r bits, we could form N/r partial products.

x
 $(0 \ 0)$

pp

– Faster and smaller?

– Called radix- 2^r encoding

$(0 \ 1)$

y

Ex: $r = 2$: look at pairs of bits

$(1 \ 0)$

zy

– Form partial products of 0, Y, 2Y, 3Y

$(1 \ 1)$

$\underline{3y}$

– First three are easy, but 3Y requires adder ⊕

$$\begin{array}{r} 1 \ 1 \ 0 \ 0 \\ (0 \ 1) (0 \ 1) \\ \hline a \ a \ a \ a \end{array}$$

$$\begin{array}{r} b \ b \ b \ b \\ \hline \end{array}$$

乘法器设计

- 如何减少部分和累加的次数 – 布斯编码 (Radix- 2^r)

- Instead of $3Y$, try $-Y$, then increment next partial product to add $4Y$
 - Similarly, for $2Y$, try $-2Y + 4Y$ in next partial product

Inputs			Partial Product	Booth Selects		
x_{2i+1}	x_{2i}	x_{2i-1}	PP_i	$SINGLE_i$	$DOUBLE_i$	NEG_i
0	0	0	0	0	0	0
0	0	1	Y	1	0	0
0	1	0	Y	1	0	0
0	1	1	$2Y$	0	1	0
(1) 0	0	-2Y	0	1	1	1
1 0	1	-Y	1	0	1	1
1 1	0	-Y	1	0	1	1
(1) 1	1	-0 (= 0)	0	0	0	1

作业题

位移器设计


- Shifter也是重要的数字电路模块之一

```



module barrel_shifter
(
    input logic [7:0] a,
    input logic [2:0] amt,
    output logic [7:0] y
);

always_comb
    case(amt)
        3'b000: y = a;
        3'b001: y = {a[0], a[7:1]};
        3'b010: y = {a[1:0], a[7:2]};
        3'b011: y = {a[2:0], a[7:3]};
        3'b100: y = {a[3:0], a[7:4]};
        3'b101: y = {a[4:0], a[7:5]};
        3'b110: y = {a[5:0], a[7:6]};
        3'b111: y = {a[6:0], a[7]};
        default: y = a;
    endcase
endmodule

```




• Wire Geometry



线电阻的计算方式


- $\rho = \text{resistivity } (\Omega \cdot \text{m})$
$$R = \frac{\rho}{t} \frac{l}{w} = R_{\square} \frac{l}{w}$$
- $R_{\square} = \text{sheet resistance } (\Omega/\square)$
 - \square is a dimensionless unit(!)
- Count number of squares
 - $R = R_{\square} * (\# \text{ of squares})$




线路分析

• Wire Repeaters

- R和C正比与l
- RC延迟正比于l平方
 - 对于长走线是完全不可接受的
- 将长走线切分为N段更短的走线
 - 通过反相器或者缓冲器来驱动每一段走线



- How many repeaters should we use?
- How large should each one be?
- Equivalent Circuit
 - Wire length l/N
 - Wire Capacitance $C_w * l/N$, Resistance $R_w * l/N$
 - Inverter width W (nMOS = W, pMOS = 2W)
 - Gate Capacitance $C * W$, Resistance R/W



同雄子

线路分析

- Wire Repeaters

- Write equation for Elmore Delay
 - Differentiate with respect to W and N
 - Set equal to 0, solve

$$\frac{l}{N} = \sqrt{\frac{2RC'}{R_w C_w}}$$

unit wire segment $\frac{l}{N}$ $\frac{2RC'}{R_w C_w}$
 unit wire res unit wire cap unit inv resistance
 - unit wire cap $C' = C(1 + p_{inv})$

$$W = \sqrt{\frac{RC_w}{R_w C'}}$$

作业题