什么是Verilog语言

和桌大学 PEKING UNIVERSITY

・为什么需要一种硬件描述语言



What is HDL, Verilog?

What is Verilog?

- ► Hardware Description Language IEEE 1364-2005
 - Superseded by SystemVerilog IEEE 1800-2009
- Two Forms
 - 1. Behavioral
 - 2. Structural
- It can be built into hardware. If you can't think of at least one (inefficient) way to build it, it might not be good.

Why do I care?

- We use Behavioral Verilog to do computer architecture here.
- Semiconductor Industry Standard (VHDL is also common, more so in Europe)



2



· 行为级Verilog与模块级Verilog







Behavioral Verilog

- Describes function of design
- Abstractions
 - Arithmetic operations (+,-,*,/)
 - ► Logical operations (&, |, ^, ~)

Structural Verilog

- Describes construction of design
- ▶ No abstraction
- Uses modules, corresponding to physical devices, for everything



Suppose we want to build an adder?



· 用Verilog语言构建一个1bit的加法器

Structural Verilog




Figure: 1-bit Full Adder

```
module one_bit_adder(
    input wire a,b,cin,
    output wire sum,cout);
    wire w_0,w_1,w_2;
    xor u0(w_0,a,b);
    xor u1(sum,w_0,cin);
    and u2(w_1,w_0,cin);
    and u3(w_2,a,b);
    or u4(cout,w_1,w_2);
endmodule
```

Behavioral Verilog

```
module one_bit_adder(
    input wire a,b,cin,
    output wire sum, cout);
    assign sum = a ^ b ^ cin;
    assign cout = ((a ^ b) & cin) | a & b;
endmodule
OR ...
    module one_bit_adder(
        input logic a,b,cin,
        output logic sum, cout);
        always_comb
        begin
           sum = a ^ b ^ cin;
           cout = 1'b0;
           if ((a ^ b) & cin) | (a & b))
               cout = 1'b1;
        end
    endmodule
```

》 PEKING UNIVERSITY

・数据结构与可综合性

Data Types, Values

Synthesizable Data Types

wires Also called nets

```
wire a_wire;
wire [3:0] another_4bit_wire;
```

Cannot hold state

logic Replaced reg in SystemVerilog

```
logic [7:0] an_8bit_register;
reg a_register;
```

- ► Holds state, might turn into flip-flops
- Less confusing than using reg with combinational logic (coming up...)

Unsynthesizable Data Types

integer Signed 32-bit variable

time Unsigned 64-bit variable

real Double-precision floating point variable

Four State Logic

- 0 False, low
- 1 True, high
- Z High-impedance, unconnected net
- X Unknown, invalid, don't care

能 企 PEKING UNIVERSITY

・运算符与赋值规则

Operators

	Arithmetic
*	Multiplication
1	Division
+	Addition
7-	Subtraction
%	Modulus
**	Exponentiation
Bitwise	
~	Complement
&	And
1	Or
~	Nor
•	Xor
~~	Xnor
Logical	
!	Complement
&&	And
11	Or

	Shift
>>	Logical right shift
<<	Logical left shift
>>>	
	Arithmetic right shift
<<<	Arithmetic left shift
	Relational
>	Greater than
>=	Greater than or equal to
<	Less than
<=	Less than or equal to
!=	Inequality
!==	4-state inequality
	Equality
===:	4-state equality
	Special
{,}	Concatenation
{n{m}}	Replication
?:	Ternary
- W M	in in the second se

Setting Values

assign Statements

- One line descriptions of combinational logic
- ► Left hand side must be a wire (SystemVerilog allows assign statements on logic type)
- ▶ Right hand side can be any one line verilog expression
- ▶ Including (possibly nested) ternary (?:)

Example

```
module one_bit_adder(
    input wire a,b,cin,
    output wire sum,cout);
    assign sum = a ^ b ^ cin;
    assign cout = ((a ^ b) & cin) | a & b;
endmodule
```



・运算符与赋值规则

Setting Values

always Blocks

- Contents of always blocks are executed whenever anything in the sensitivity list happens
- ► Two main types in this class. . .
 - always_comb
 - ▶ implied sensitivity lists of every signal inside the block
 - ▶ Used for combinational logic. Replaced always @*
 - always_ff @(posedge clk)
 - sensitivity list containing only the positive transition of the clk signal
 - Used for sequential logic
- All left hand side signals need to be logic type.

Examples



Combinational Block

```
always_comb always @(*)
begin

x = a + b;
y = x + 8'h5;
end
```

Sequential Block

```
always_ff @(posedge clk) always
begin
    x <= #1 next_x;
    y <= #1 next_y;
end

always
@(posedge clk or negedge rstn)
```

能 企 PEKING UNIVERSITY

・运算符与赋值规则

Blocking vs. Non-blocking statement

VS.

Blocking Assignment

- ► Combinational Blocks
- Each assignment is processed in order, earlier assignments block later ones
- ► Uses the = operator

Nonblocking Assignment

- Sequential Blocks
- All assignments occur "simultaneously," delays are necessary for accurate simulation
- ▶ Uses the <= operator</p>

Blocking Example

```
always_comb
begin
    x = new_val1;
    y = new_val2;
    sum = x + y;
end
```

- Behave exactly as expected
- Standard combinational logic




Figure: Timing diagram for the above example.



・运算符与赋值规则

Nonblocking Example

```
always_ff @(posedge clock)
begin
    x <= #1 new_val1;
    y <= #1 new_val2;
    sum <= #1 x + y;
end</pre>
```

- What changes between these two examples?
- Nonblocking means that sum lags a cycle behind the other two signals




Figure: Timing diagram for the above example.

能点大学 PEKING UNIVERSITY

・避免Latch的出现

Latches

- What is a latch?
 - Memory device without a clock
- Generated by a synthesis tool when a net needs to hold state without being clocked (combinational logic)
- Generally bad, unless designed in intentionally
- Unnecessary in this class

Latches

- Always assign every variable on every path
- ▶ This code generates a latch
- Why does this happen?

```
always_comb
begin
    if (cond)
        next_x = y;
end
```

To avoid unintentional latches

Possible Solutions to Latches

```
always_comb
begin
    next_x = x;
    if (cond)
        next_x = y;
end

always_comb
begin
    if (cond)
        next_x = y;
    else
        next_x = x;
end
```

能素大学 PEKING UNIVERSITY

· Module的概念

Modules

Intro to Modules

- Basic organizational unit in Verilog
- Can be reused

Module Example

```
module my_simple_mux(
    input wire select_in, a_in, b_in; //inputs listed
    output wire muxed_out); //outputs listed
    assign muxed_out = select_in ? b_in : a_in;
endmodule
```

Writing Modules

- Inputs and outputs must be listed, including size and type format: <dir> <type> <[WIDTH-1:0]> <name>; e.g. output logic [31:0] addr;
- In module declaration line or after it, inside the module

Instantiating Modules

▶ Two methods of instantiation

- ▶ The former is much safer...
- ▶ Introspection (in testbenches): module.submodule.signal



时序逻辑与组合逻辑的可综合性

Keys to Synthesizability

- ▶ Remember Behavioral Verilog implies no specific hardware design
- ▶ But, it has to be synthesizable
- Better be able to build it somehow

Combinational Logic

- Avoid feedback (combinatorial loops)
- Always blocks should
 - Be always_comb blocks
 - Use the blocking assignment operator =
- ► All variables assigned on all paths
 - Default values
 - ▶ if(...) paired with an else

Sequential Logic

Sequential Logic

- Avoid clock- and reset-gating
- Always blocks should
 - ▶ Be always_ff @(posedge clock) blocks
 - ▶ Use the nonblocking assignment operator, with a delay <= #1
- No path should set a variable more than once
- ▶ Reset all variables used in the block
- //synopsys sync_set_reset "reset"



・控制与流程

Flow Control

All Flow Control

- Can only be used inside procedural blocks (always, initial, task, function)
- ► Encapsulate multiline assignments with begin...end
- ▶ Remember to assign on all paths

Synthesizable Flow Control


- ▶ if/else
- ► case

Unsythesizable Flow Control

- Useful in testbenches
- ► For example. . .
 - ▶ for
 - while
 - repeat
 - forever



Synthesizable Flow Control Example




The Ternary Alternative

```
wire y;
assign y = muxy ? b : a;
```

Casez Example

```
always_comb
begin
    casez(alu_op)
        3'b000: r = a + b;
        3'b001: r = a - b;
        3'b010: r = a * b;
        ...
        3'b1??: r = a ^ b;
    endcase
end
```





能 企 PEKING UNIVERSITY

• 测试与验证

Testing

What is a test bench?

- Provides inputs to one or more modules
- Checks that corresponding output makes sense
- Basic building block of Verilog testing

Why do I care?

- Finding bugs in a single module is hard...
- But not as hard as finding bugs after combining many modules
- Better test benches tend to result in higher project scores

Intro to Testbench

Features of the Test Bench

- Unsynthesized
 - Remember unsynthesizable constructs? This is where they're used.
 - In particular, unsynthesizable flow control is useful in testbenches (e.g. for, while)
- Programmatic
 - Many programmatic, rather than hardware design, features are available e.g. functions, tasks, classes (in SystemVerilog)

A good test bench should, in order...

- 1. Declare inputs and outputs for the module(s) being tested
- Instantiate the module (possibly under the name DUT for Device Under Test)
- 3. Setup a clock driver (if necessary)
- 4. Setup a correctness checking function (if necessary/possible)
- 5. Inside an initial block...
 - 5.1 Assign default values to all inputs, including asserting any available reset signal
 - 5.2 \$monitor or \$display important signals
 - 5.3 Describe changes in input, using good testing practice



Testbench的initial block

initial Block Example

```
initial
begin
     @(negedge clock);
    reset = 1'b1;
     in0 = 1'b0;
     in1 = 1'b1;
     @(negedge clock);
    reset = 1'b0;
     @(negedge clock);
    in0 = 1'b1;
     ...
end
```

Testbench常用组成模块

task

- Reuse commonly repeated code
- ► Can have delays (e.g. #5)
- Can have timing information (e.g. @(negedge clock))
- Might be synthesizable (difficult, not recommended)

function

- Reuse commonly repeated code
- No delays, no timing
- Can return values, unlike a task
- Basically combinational logic

task Example

```
task exit_on_error;
   input [63:0] A, B, SUM;
   input C_IN, C_OUT;
   begin

$display("000 Incorrect at time %4.0f", $time);
$display("000 Time: %4.0f clock: %b A: %h B: %h CIN: %b SUM: %h"
        "COUT: %b", $time, clock, A, B, C_IN, SUM, C_OUT);
$display("000 expected sum=%b", (A+B+C_IN));
$finish;
   end
endtask
```

function Example

```
function check_addition;
  input wire [31:0] a, b;
  begin
      check_addition = a + b;
  end
endfunction

assign c = check_addition(a,b);
```

能 EKING UNIVERSITY

Testbench的示例

System tasks and functions

Test Bench Setup

More available at ASIC World.



· Verilog+Testbench的简单实例

```
module my_fir (
                                         input
                                                                                                              clk,
                                                                                                              reset n,
                                         input
                                         input signed [7:0] fir in,
                                                                                                              fir val,
                                         input
                                         output reg
                                                                                                                                                fir out val,
                                         output reg signed [6:0]
                                                                                                                                                fir out );
// Internal signals (wires and FFs)
localparam
                                                                                                                                 = -7;
                                                                                  ho
                                                                                  h1
localparam
                                                                                                                                 = 13;
***
                                                                     signed [7:0]
                                                                                                                                         in d0;
 reg
                                                                     signed [7:0]
                                                                                                                                         in d1;
 reg
                                                                     signed [7:0]
                                                                                                                                         in d4;
 reg
                                                                                                                                         in val reg;
Reg
                                                                     signed [11:0]
                                                                                                                                         mult out0;
wire
                                                                     signed [11:0]
                                                                                                                                         mult out1;
 wire
                                                                     signed [14:0]
                                                                                                                                         sum out;
 wire
                                                                                                                                                                           // combinational logic
                                                                    mult_out0 = in_d4*h0;
assign
                                                                     mult out1 = in d3*h1;
assign
                                                                     sum out = \{(3, mult out0[11]), mult out0\} + \{(3, mult out1[11]), mult out1\} + \{(3, mult out2[11]), mult out2] + \{(3, mult out2[11]), mult out2] + \{(3, mult out1[11]), mult out1[11], mult out2[11], mu
assign
mult out3[11]}, mult out3] + {{3, mult out4[11]}, mult out4};
                                                                                                                                                                                                                                                // sign extension and then add.
```

```
太军公主场
```

```
always @(posedge clk or negedge reset_n)
         begin
         if (~reset n)
                  begin
                  in_d0
                            <= 0;
                  in_d1
                            <= 0;
                                     <= 1'b0;
                  in val reg
                  fir_out_val
                                     <= 1'b0;
                  fir_out
                                     <= 0;
                   end
         else
                   begin
                                     <= #1 fir val;
                  in val reg
                                     <= #1 fir in;
                  in d0
                  in d0
                                     <= #1 in d0;
                  fir out val
                                     <= #1 in val reg;
                  fir out
                                     <= #1 sum out[9:3];
                  end
         end
```

endmodule



· Verilog+Testbench的简单实例

```
'timescale 1 ns / 1 ps
module my fir tb;
             CLOCK_PERIOD
parameter
                                 = 125;
                                            // 8MHz
reg
                  reset n;
reg
reg signed [7:0]
                    fir in;
                    fir_val;
reg
                    fir_out_val;
reg
                    fir out;
reg signed [6:0]
integer
                   finput, in read cnt;
my_fir UUT(
                    (clk
          .clk
          reset n
                              (reset n ),
          .fir in
                              (fir in
          .fir val
                    (fir val
                   (fir out
          .fir out
          .fir_out_val
                              (fir_out_val )
);
initial
  begin
                       = $fopen("input.txt", "r");
          finput
                       = 1'b0;
          reset n
                       = 1'b1;
          in read cnt =-1;
          #(CLOCK PERIOD)
          reset n
                        = 1'b0;
          #(CLOCK_PERIOD)
          reset n
                        = 1'b1;
  end
        #(CLOCK PERIOD/2.0) clk = ~clk;
```

```
always @ (negedge clk)
  begin
   begin
   if (in_read_cnt < 1)
     fir val
                = 1'b0;
    else
      begin
                      = $fscanf(finput,"%d %d\n", fir_in, fir_val);
      in read cnt
      if (in_read_cnt < 1)
        begin
        $fclose(finput);
        fir val
                   = 1'b0;
        end
      else
        begin
        end
      end
  end
```





```
module counter(
        input
                                clk,
        input
                                rst,
        output reg
                        [5:0]
                                count
);
always @(posedge clk or negedge rst)
begin
        if(!rst)
                count <= 0;
        else
                count <= count + 1;
end
endmodule
```

