

FD6287T

Three phases 250V gate driver

Overview

FD6287T is a half-bridge that integrates three independent Gate drive integrated circuit chip, designed for high voltage and high speed drive dynamic MOSFET design. Can operate up to +250V.

FD6287T built-in VCC/VBS undervoltage (UVLO) protection Protection function to prevent the power tube from working at too low voltage.

FD6287T has built-in shoot-through prevention and dead time to prevent Prevents the driven high- and low-side MOSFETs from passing through, effectively protecting power component.

FD6287T has built-in input signal filtering to prevent input Noise interference.

encapsulation



TSSOP-28

Features

- Suspension absolute voltage +250V
- Power supply operating voltage range: 7~20V
- Integrated three independent half-bridge drivers
- Output current +1.5A/-1.8A
- 3.3V/5V input logic compatible
- VCC/VBS undervoltage protection (UVLO)
- Built-in pass-through prevention function
- Built-in 200ns dead time
- Built-in input filter function
- High and low end channel matching
- The high-end output is in phase with the input, the low-end output is in phase with the input
- Three phase

Application

Three-phase motor drive

1. Absolute maximum ratings (Unless otherwise specified, all pins are COM as a reference point)

parameter	symbol	scope	unit
High side floating absolute voltage	$V_{B1,2,3}$	- 0.3~275	V
High-side floating offset voltage	$V_{S1,2,3}$	$V_{B1,2,3}-25 \sim V_{B1,2,3}+0.3$	V
High side output voltage	$V_{HO1,2,3}$	$V_{S1,2,3}-0.3 \sim V_{B1,2,3}+0.3$	V
Low side supply voltage	V_{CC}	- 0.3~25	V
Low side output voltage	$V_{LO1,2,3}$	- 0.3~ $V_{CC}+0.3$	V
Logic input voltage (HIN, LIN*)	V_{IN}	- 0.3~ $V_{CC}+0.3$	V
Offset voltage slew rate range	dV_s/dt	≤ 50	V/ns
Power dissipation@ $T_A \leq 25^\circ\text{C}$	TSSOP-20 P_D	≤ 1.25	W
Thermal resistance to ambient	TSSOP-20 R_{AHR}	≤ 100	-C/W
Junction temperature range	T_j	≤ 150	-C
Storage temperature range	T_{stg}	- 55~150	-C

Note1: In any case, do not exceed P_D .

Note2: Voltage exceeding absolute maximum ratings may damage the chip.

2. Recommended working conditions (All voltages are in COM as a reference point)

parameter	symbol	minimum value	maximum value	unit
High side floating absolute voltage	$V_{B1,2,3}$	$V_{S1,2,3}+7$	$V_{S1,2,3}+20$	V
Static high-side floating offset voltage	$V_{S1,2,3}$	COM-2(Note1)	250	V
Dynamic high-side floating offset voltage	$V_{S1,2,3}$	- 50(Note2)	250	V
High side output voltage	$V_{HO1,2,3}$	$V_{S1,2,3}$	$V_{B1,2,3}$	V
Low side supply voltage	V_{CC}	7	20	V
Low side output voltage	$V_{LO1,2,3}$	0	V_{CC}	V
Logic input voltage (HIN, LIN*)	V_{IN}	0	V_{CC}	V
ambient temperature	T_A	- 40	125	-C

Note1: $V_{S1,2,3}$ for (COM-2V) arrive 250V/hour, HO normal work. $V_{S1,2,3}$ for (COM-2V) arrive (COM- V_{BS}) hour, HO Logical state is maintained.

Note2: $V_{S1,2,3}$ for (COM-2V), Width 50ns of transient negative voltage, HO normal work.


Note3: If the chip works above the recommended working conditions for a long time, its reliability may be affected. It is not recommended that the chip be operated above the recommended operating conditions for an extended period of time.

3. Static electrical parameters(Unless otherwise noted, otherwise $T_A=25^{\circ}\text{C}$, $V_{CC}=V_{BS1,2,3}=15\text{V}$, $V_S=\text{COM}$)

parameter	symbol	Test Conditions	minimum value	Typical value	maximum value	unit
High level input threshold voltage	V_{IH}		2.7	--	--	V
Low level input threshold voltage	V_{IL}		--	--	0.8	V
V_{CC} Undervoltage protection trip voltage	V_{CCUV+}		5.8	6.4	7.0	V
V_{CC} Undervoltage protection reset voltage	V_{CCUV-}		5.4	6.0	6.6	V
V_{CC} Undervoltage protection hysteresis voltage	V_{CCUVH}		0.3	0.4	--	V
V_{SS} Undervoltage protection trip voltage	V_{BSUV+}		5.8	6.4	7.0	V
V_{SS} Undervoltage protection reset voltage	V_{BSUV-}		5.4	6.0	6.6	V
V_{SS} Undervoltage protection hysteresis voltage	V_{BSUVH}		0.3	0.4	--	V
Floating power supply leakage current	I_{LK}	$V_{B1,2,3}=V_{S1,2,3}=250\text{V}$	--	0.1	5.0	μA
V_{SS} Quiescent Current	I_{OBS}	$V_{IN}=0\text{V or }5\text{V}$	--	180	270	μA
V_{SS} dynamic current	I_{PBS}	$f_{HIN1,2,3}=20\text{kHz}$	--	180	270	μA
V_{CC} Quiescent Current	I_{OCC}	$V_{IN}=0\text{V or }5\text{V}$	--	330	500	μA
V_{CC} dynamic current	I_{PCC}	$f_{LIN1,2,3}=20\text{kHz}$	--	330	500	μA
LIN*High-level input bias current	I_{LIN+}	$V_{LIN}=0\text{V}$	--	20	40	μA
LIN*Low level input bias current	I_{LIN-}	$V_{LIN}=5\text{V}$	--	--	2	μA
HINHigh-level input bias current	I_{HIN+}	$V_{HIN}=5\text{V}$	--	20	40	μA
HINLow level input bias current	I_{HIN-}	$V_{HIN}=0\text{V}$	--	--	2	μA
Input pull-down resistor	R_{IN}		200	260	320	$\text{K}\Omega$
High level output voltage	V_{OH}	$I_O=10\text{mA}$	--	0.6	0.9	V
Low level output voltage	V_{OL}	$I_O=100\text{mA}$	--	0.3	0.45	V
High level output short circuit pulse current	I_{OH}	$V_O=0\text{V}, V_{IN}=5\text{V}, \text{PWD}\leq 10\mu\text{s}$	1.1	1.5	1.9	A
Low level output short circuit pulse current	I_{OL}	$V_O=15\text{V}, V_{IN}=0\text{V}, \text{PWD}\leq 10\mu\text{s}$	1.3	1.8	2.3	A
V_S static negative pressure			--	-6.0	--	V

4. Dynamic electrical parameters(Unless otherwise noted, otherwise $T_A=25^{\circ}\text{C}$, $V_{CC}=V_{BS1,2,3}=15\text{V}$, $V_S=\text{COM}$)

parameter	symbol	Test Conditions	minimum value	Typical value	maximum value	unit
Output rising edge transfer time	t_{on}		--	300	450	ns
Output falling edge transfer time	t_{off}		--	100	160	ns
Output rise time	t_r	$C_L=1000\text{pF}$	--	12	--	ns
Output fall time	t_f	$C_L=1000\text{pF}$	--	12	--	ns
High and low side delay matching	MT		--	--	50	ns
dead time	DT		100	200	300	ns

5. Circuit diagram


6. Chip pin configuration






Figure 6-1 Package pin diagram

Table 6-1 Pin description


Pin number	Pin name	Pin description
1,2,3	HIN1,HIN2,HIN3	high side input
4,5,6	LIN1*,LIN2*,LIN3*	low side input
7	VCC	low side supply voltage
8	COM	ground
9,10,11	LO3,LO2,LO1	low side output
12,15,18	VB3,VS2,VS1	High-side floating offset voltage
13,16,19	HO3,HO2,HO1	high side output
14,17,20	VB3,VB2,VB1	High side floating absolute voltage

7. Switching time test standards

8. Transmission time matching test standards


9. Pass-through prevention function

The chip's internal design is specifically designed to prevent power tube cut-through protection circuitry, which can effectively prevent high-side and low-side input signals from being interfered with.

Direct damage to the power tube caused by interference. The figure below shows how the shoot-through prevention circuit protects the power tube.



10. Dead zone function

A fixed dead time protection circuit is set up inside the chip. During the dead time, both the high-side and low-side outputs are set low.


The set dead time must ensure that after one power tube is turned off, the other power tube is turned on to effectively prevent the occurrence of upper and lower power tubes.


pass-through phenomenon. If the external dead time set by the logic input is greater than the dead time set internally in the chip, the

The external dead time is the chip output dead time; if the external dead time set by the logic input is less than the dead time set internally in the chip

time, the dead time output by the chip is the dead time set internally in the chip. The following figure depicts the dead time, input signal and driver

Timing relationship of output signals.



11. Typical application circuit


C1: Power supply filter capacitor, 10 μ F~100 μ F can be selected according to the circuit conditions, as close as possible to the chip pin.


R: Gate drive resistor, the resistance value depends on the driven device and switching time.

DBs: Bootstrap diode, Schottky diode with high reverse breakdown voltage and short recovery time should be selected.

Cbs: Bootstrap capacitor, ceramic capacitor or tantalum capacitor should be selected, 10~50 μ F can be selected, as close as possible to the chip pin.

Note: The above circuits and parameters are for reference only. The parameters of the actual application circuit should be set based on the actual measurement results.

12. Package size (TSSOP-20)



Product number	Package form	Marking	Packing	quantity
FD6287T	TSSOP20	FD6287T	Tape&Reel	3000

Copyright Notice

Copyright by Fortior Technology (Shenzhen) Co., Ltd. All Rights Reserved.

Right to make changes —Fortior Technology (Shenzhen) Co., Ltd reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. The information contained in this manual is provided for the general use by our customers. Our customers should be aware that the personal computer field is the subject of many patents. Our customers should ensure that they take appropriate action so that their use of our products does not infringe upon any patents. It is the policy of Fortior Technology (Shenzhen) Co., Ltd. to respect the valid patent rights of third parties and not to infringe upon or assist others to infringe upon such rights.

This manual is copyrighted by Fortior Technology (Shenzhen) Co., Ltd. You may not reproduce, transmit, transcribe, store in a retrieval system, or translate into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, any part of this publication without the expressly written permission from Fortior Technology (Shenzhen) Co., Ltd.

Fortior Technology(Shenzhen) Co.,Ltd.

Room203,2/F, Building No.11,Keji Central Road2,
SoftwarePark, High-Tech Industrial Park, Shenzhen, PR China 518057
Tel: 0755-26867710
Fax: 0755-26867715
URL:<http://www.fortiortech.com>

Contained herein

Copyright by Fortior Technology (Shenzhen) Co.,Ltd all rights reserved.