MAX® V AND MAX II CPLD FEATURES

| PRODUCT LINE | MAX V CPLDS ¹ | | | | | | | MAX II CPLDS ¹ | | | | | |
|---|--------------------------|----------|--------|----------|--------|---|---------|---------------------------|--------------------|--------|--------|--------------------------------------|---------|
| | 5M40Z | 5M80Z | 5M160Z | 5M240Z | 5M570Z | 5M1270Z | 5M2210Z | EPM240Z | EPM570Z | EPM240 | EPM570 | EPM1270 | EPM2210 |
| LEs | 40 | 80 | 160 | 240 | 570 | 1,270 | 2,210 | _ | - | _ | - | _ | _ |
| Equivalent macrocells ² | 32 | 64 | 128 | 192 | 440 | 980 | 1,700 | 192 | 440 | 192 | 440 | 980 | 1,700 |
| Pin-to-pin delay (ns) | 7.5 | 7.5 | 7.5 | 7.5 | 9.0 | 6.2 | 7.0 | 4.7 | 5.4 | 7.5 | 9.0 | 6.2 | 7.0 |
| ဗို User flash memory (Kb) | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 | 8 |
| Logic convertible to memory ³ | Yes | Yes | Yes | Yes | Yes | Yes | Yes | | | | | | |
| Internal oscillator | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | _ | - | - | _ | - | _ |
| Digital PLLs ⁴ | ✓ | √ | ✓ | √ | ✓ | ✓ | ✓ | _ | - | _ | - | _ | - |
| Fast power-on reset | ✓ | √ | ✓ | ✓ | ✓ | √ | ✓ | | - | _ | - | _ | - |
| Boundary-scan JTAG | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| JTAG ISP | ✓ | ✓ | ✓ | ✓ | ✓ | √ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Fast input registers | ✓ | ✓ | ✓ | ✓ | ✓ | √ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Programmable register power-up | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 芸 JTAG translator | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Real-time ISP | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| 면 MultiVolt I/Os (V) | 1.2, 1.5, 1.8, 2.5, 3.3 | | | | | 1.2, 1.5, 1.8, 2.5, 3.3, 5.0 ⁵ | | | 1.5, 1.8, 2.5, 3.3 | | | 1.5, 1.8, 2.5, 3.3, 5.0 ⁵ | |
| ສ I/O power banks | 2 | 2 | 2 | 2 | 2 | 4 | 4 | 2 | 2 | 2 | 2 | 4 | 4 |
| E Maximum output enables | 54 | 54 | 79 | 114 | 159 | 271 | 271 | 80 | 160 | 80 | 160 | 212 | 272 |
| Q LVTTL/LVCMOS | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| E LVDS outputs | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | - | - | - | - | - | - |
| 32 bit, 66 MHz PCI compliant | _ | _ | _ | _ | _ | √5 | √5 | _ | _ | _ | _ | √5 | √5 |
| Schmitt triggers | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Programmable slew rate | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| ਨ V Programmable pull-up resistors | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Programmable GND pins | ✓ | √ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Open-drain outputs | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Bus hold | ✓ | √ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ | ✓ |
| Package Options and I/O Pins ⁶ | | | | | | | | | | | | | |
| E64 pin | 54 | 54 | 54 | _ | _ | _ | _ | _ | _ | _ | _ | _ | _ |
| (9 mm, 0.4 mm pitch) | | J-1 | | | | | | | | | | | |
| T100 pin ⁷ | _ | 79 | 79 | 79 | 74 | _ | _ | _ | _ | 80 | 76 | _ | _ |
| (16 mm, 0.5 mm pitch) | | | | 7.0 | - | | | | | | | | |
| T144 pin ⁷ | _ | _ | _ | 114 | 114 | 114 | _ | _ | _ | _ | 116 | 116 | _ |
| (22 mm, 0.5 mm pitch) | | | | - | | - | | | | | - | - | |
| M64 pin | 30 | 30 | _ | _ | _ | - | _ | _ | _ | _ | _ | _ | _ |
| (4.5 mm, 0.5 mm pitch) | | - | | | | | | | | | | | |
| M68 pin | - | 52 | 52 | 52 | - | - | - | 54 | - | - | - | - | - |
| (5 mm, 0.5 mm pitch) | | - | | - | | | | | | | | | |
| M100 pin | - | _ | 79 | 79 | 74 | - | - | 80 | 76 | 80 | 76 | - | - |
| (6 mm, 0.5 mm pitch) | | | - | | - | | | - | - | - | - | | |
| M144 pin | - | - | - | - | - | - | - | - | 116 | - | - | - | - |
| (7 mm, 0.5 mm pitch) | | | | | | | | | | | | | |
| M256 pin (11 mm, 0.5 mm pitch) | - | _ | - | - | - | - | - | - | 160 | - | 160 | 212 | - |
| U256 pin | | | | | | | | | | | | | |
| (14 mm, 0.8 mm pitch) | - | - | _ | - | - | - | - | - | - | - | - | - | - |
| F100 pin | _ | _ | _ | _ | _ | _ | _ | _ | _ | 80 | 76 | _ | _ |
| (11 mm, 1.0 mm pitch) | | _ | | | | _ | | | | - | | | |
| F256 pin | - | _ | - | - | 159 | 211 | 204 | - | - | - | 160 | 212 | 204 |
| (17 mm, 1.0 mm pitch) | | | | | - | | - | | | | - | | - |
| F324 pin | - | - | _ | - | - | 271 | 271 | - | - | - | - | - | 272 |
| (19 mm, 1.0 mm pitch) | | | | | | | - | | | | | | |

Note

All data is correct at the time of printing, and may be subject to change without prior notice.
For the latest information, please visit www.intel.com/fpga.

^{2.} Typical equivalent macrocells

Unused LEs can be converted to memory. The total number of available LE RAM bits depends on the memory mode, depth, and width configurations of the instantiated memory.

^{4.} Optional IP co

^{5.} An external resistor must be used for 5.0 V tolerance.

^{6.} For temperature grades of specific packages (commercial, industrial, or extended temperatures), refer to Intel's online selector guide.

^{7.} Thin quad flat pack (TQFP).

Number indicates available user I/O pins.

Pin migration (same Vcc, GND, ISP, and input pins). User I/Os may be less than labelled for pin migration.