AD6986D Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.0

Date: 2020.12.08

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AD6986D Features

CPU

- 32-bit DSP supports hardware Float Point Unit(FPU)
- Up to 160MHz programmable processor
- 64Vectored interrupts
- 4 Levels interrupt priority

DSP Audio Processing

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codec supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Acoustic echo cancellation/suppression (AEC,AES)
- Single/Dual MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- 20-band EQ configuration for voice Effects

Audio Codec

- Two channels 24-bit DAC, SNR >= 101dB
- Two channels 24-bit ADC, SNR >= 92dB
- Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KH z/32KHz/44.1KHz/48KHz are supported
- One analog MIC amplifier, build-in MIC bias generator
- Supports two PDM digital MIC inputs
- One channels Stereo analog MUX
- Supports cap-less, single-ended, and differential mode at the DAC path
- Supports 16ohm and 32ohm Speaker loading

Bluetooth

Compliant with BluetoothV5.1+BR+EDR+BLE specification

- Meet class1 class2 and class3 transmitting power requirement
- Support GFSK and π/4 DQPSK all packet types
- Provides maximum +8dbm@BDR,+6dbm@EDR transmitting power
- receiver with -94dBm@EDR sensitivity
- Fast AGC for enhanced dynamic range
- Supports

 a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap
 \gatt\rfcomm\sdp\l2cap profile
- a2dp 1.3\avctp 1.4\avdtp 1.3\ avrcp 1.5\ hfp 1.5 \spp 1.0\rfcomm 1.2\pnp 1.3\ hid 1.0\sdp core4.2\l2cap core 4.2

Peripherals

- One full speed USB 2.0 OTG controller
- One PCM/IIS for external digital Audio code, supports host and device mode
- Three SPI interface supports host and device mode
- Six multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex basic UART, support DMA mode
- One hard ware IIC interface supports host and device mode
- Built-in Cap Sense Key controller
- Two Built-in low power Cap Sense Keys
- 10-bit ADC for analog sampling
- External wake up/interrupt on all GPIOs

PMU

- Low voltage LDO and DC-DC for internal digital and analog circuit supply
- 2uA current consumption in the soft-off mode
- Built-in LDO and DC-DC for the core, I/O, Bluetooth and flash
- VBAT is 2.2V to 4.5V
- VDDIO is 2.2V to 3.4V

2

Confidential

Packages

QFN32(4mm*4mm)


Temperature

Operating temperature: -40°C to+85°C

■ Storage temperature: -65°C to +150°C

Applications

Bluetooth TWS headse



1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AD6986D Package Diagram

1.2 Pin Description

Table 1-1 AD6986D Pin Description

PIN NO.	Name	I/O Type	Drive (mA)	Function	Other Function		
1	DACVSS	P	/		Analog Ground		
2	HPVDD	P	/		Headphone AMP Power		
3	VDDIO	P	/		IO Power 3.3v		
4	PB8	I/O	8	GPIO (High Voltage Input)	UARTORXB: Uarto Data Input(B); CAP4: Timer4 Capture;		
5	PB7	I/O	8/24	GPIO	UARTOTXB: Uarto Data Output(B); SPI1DOA: SPI1 Data Out(A); ADC8: ADC Input Channel 8; Touch1: Touch Input Channel 1;		
6	PB6	I/O	8/24	GPIO	UART1RXA: Uart1 Data Input(A); SPI1CLKA: SPI1 Clk(A); PWM2: Timer2 PWM Output; ADC9: ADC Input Channel 9; Touch7: Touch Input Channel 7;		
7	PGND	P	/	7./	DCDC Ground		
8	SW	P	/	V - 1	DCDC switch output, connected to inductor		
9	VBAT	P	/		Power Supply, connect to battery		
10	LDO_IN	P	/		Charge Power Input; UART0TXC: Uart0 Data Output(C); UART0RXC: Uart0 Data Input(C); PWM3: Timer3 PWM Output; CAP1: Timer1 Capture;		
11	BT_AVDD	P	/	GPIO	BT Power		
12	PB3	I/O	8/24	GPIO	UART1TXB: Uart1 Data Output(B); UART1RXB: Uart1 Data Input(B); ALNK_MCLK(B): ALNK Master Clock(B); SPI2_DIC: SPI2 Data In(C); TMR4: Timer4 Clock Input;		
V	EVDD	P	/		EVDD: Supply volte to peripherals		
13	PB2	I/O	8/24	GPIO	UART2RXC: Uart2 Data Input(C); SPI2DOC: SPI2 Data Out(C); CAP5: Timer5 Capture; ADC7: ADC Input Channel 7; LP_TH1: Low Power Touch Channel 1		

					Long Press Reset;
			_	GPIO	SPI2CLKC: SPI2 Clk(C);
14	PB1	I/O	8/24	(pull up)	UART2TXC: Uart2 Data Output(C)
					ADC6: ADC Input Channel 6;
					LP_TH0: Low Power Touch Channel 0
15	P00	I/O	8	GPIO	
			,	(High Voltage Input)	4
16	BT_RF	/	/		BT Antenna
17	VSSIO	P	/		Ground
18	BT_OSCI	I	/		BTOSC In
19	BT_OSCO	О	/		BTOSC Out
				A	UART2RXD: Uart2 Data Input(D);
					SPI1DOB: SPI1 Data Out(B);
20	PC5	I/O	8/24	GPIO	ALNK_DAT3(B): Audio Link Data3(B);
					IIC_SDA_B: IIC SDA(B);
					ADC5: ADC Input Channel 5;
				7.4	UART2TXD: Uart2 Data Output(D);
					SPI1CLKB: SPI1 Clock(B);
21	DC4	1/0	0/04	CDIO	ALNK_DAT2(B): Audio Link Data2(B);
21	PC4	I/O	8/24 GP	GPIO	IIC_SCL_B: IIC SCL(B);
				7 /	ADC4: ADC Input Channel 4;
				T V A	PWM4: Timer4 PWM Output;
					UART0RXD: Uart0 Data Input(D);
				7 /	SPI1DIB: SPI1 Data In(B);
					ALNK_LRCK(B): Audio Link Word
22	PC3	I/O	8/24	GPIO	Select(B);
		A =			IIC_SDA_C: IIC SDA(C);
					TMR3: Timer3 Clock Input;
\			1		Touch5: Touch Input Channel 5;
1					UART0TXD: Uart0 Data Output(D);
					SPI2DIB: SPI2 Data In(B);
22	PCG	1/0	0/24	CDIO	ALNK_SCLK(B): Audio Link Serial Clock(B);
23	PC2	I/O	8/24	GPIO	IIC_SCL_C: IIC SCL(C);
4.13	M. J.				TMR1: Timer1 Clock Input;
	X				Touch4: Touch Input Channel 4;
					UART1RXD: Uart1 Data Input(D);
24	LICDDM	1/0	4	LICD NICES	SPI2DOB: SPI2 Data Out(B);
24	USBDM	I/O	4	USB Negative Data	IIC_SDA_A: IIC SDA(A);
					ADC11: ADC Input Channel 11;
					UART1TXD: Uart1 Data Output(D);
25	USBDP	I/O	4	USB Positive Data	SPI2CLKB: SPI2 Clock(B);
					IIC_SCL_A: IIC SCL(A);
I	i	ı		ı	

4

					ADC10: ADC Input Channel 10;
				UART2TXA: Uart2 Data Output(A);	
	PA3	I/O	8/24	GPIO	ADC0: ADC Input Channel 0;
	1 A3	1/0	0/24	GHO	PWM1: Timer1 PWM Output;
26					Touch0: Touch Input Channel 0;
					UART1RXC: Uart1 Data Input(C);
	PA2	I/O	8/24	GPIO	MIC_BIAS0: MIC0 Bias Output;
				CAP3: Timer3 Capture;	
					MIC0: MIC0 Input Channel;
27	PA1	I/O	8/24	GPIO	PWM0: Timer0 PWM Output;
					UARTITXC: Uart1 Data Output(C);
28	DACR	О	/		DAC Right Channel
29	DACL	О	/		DAC Left Channel
30	NC			A V	
31	NC				
32	VCOM	P	/	/ /	DAC reference voltage



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Topt	Operating temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	4.5	V
LDO_IN	Charger Voltage	-0.3	6	V
V _{3.3IO}	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	4.2	V	
LDO_IN	Charger supply Voltage	4.5	5.0	5.5	V	
Normal mode	7					
VDDIO	Voltage output	_	3.0	_	V	VBAT = 4.2V, 10mA loading
VDDIO	Loading current	_	77	100	mA	VDDIO=3V@VBAT = 4.2V
DT AVDD	Voltage output	ı	1.25	ı	V	VDDIO=3.0V, 10mA loading
BT_AVDD	Loading current	ı	7-	60	mA	BT_AVDD=1.25V@VDDIO=3.0v
EVDD	Voltage output	-7	1.1	1	V	BT_AVDD=1.25V, 1mA loading
EVDD	Loading current		_	5	mA	EVDD=1.1V@BT_AVDD=1.25v
LP mode						
VDDIO	Loading current			5	mA	VDDIO=3V@VBAT = 4.2V

2.3 Battery Charge

Table 2-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
LDO_IN	Charge Input Voltage	4.5	5	5.5	V	-
V_{Charge}	Charge Voltage	4.15	4.2	4.25	V	_

I_{Charge}	Charge Current	20		200	mA	Charge current at fast charge mode
I_{Trikl}	Trickle Charge Current	20	45	70	mA	$V_{BAT} < V_{Trikl}$

2.4 IO Input/Output Electrical Logical Characteristics

Table 2-4

IO input ch	IO input characteristics								
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions			
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	_	0.3* VDDIO	V	VDDIO = 3.3V			
V_{IH}	High-Level Input Voltage	0.7* VDDIO	-	VDDIO+0.3	V	VDDIO = 3.3V			
IO output o	characteristics			7-7					
V _{OL}	Low-Level Output Voltage	-/	-	0.33	V	VDDIO = 3.3V			
V _{OH}	High-Level Output Voltage	2.7	-	_	V	VDDIO = 3.3V			

2.5 Internal Resistor Characteristics

Table 2-5

Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
PA1~PA3 PC2~PC5 PB0~PB2 PB6 PB7	8mA	24mA	10K	10K	1、PB1 default pull up 2、USBDM & USBDP default pull
PB0 PB8	8mA	-	10K	10K	down 3 internal pull-up/pull-down
USBDP	4mA	-	1.5K	15K	resistance accuracy ±20%
USBDM	4mA	_	180K	15K	

2.6 DAC Characteristics

Table 2-6

Parameter	Min	Тур	Max	Unit	Test Conditions
Frequency Response	20	_	20K	Hz	
THD+N	_	-80	-	dB	1KHz/0dB
S/N	_	101	_	dB	10Kohm loading
Crosstalk	_	-80	_	dB	With A-Weighted Filter
Output Swing		0.45		Vrms	
Dynamic Range		95		dB	1KHz/-60dB

					10Kohm loading
					With A-Weighted Filter
DAC Output Power	_	6	_	mW	32ohm loading

2.7 ADC Characteristics

Table 2-7

Parameter	Min	Тур	Max	Unit	Test Conditions
Dynamic Range		80		dB	1KHz/-60dB
S/N	_	92	_	dB	
THD+N	_	-72	7_/	dB	1KHz/-60dB
Crosstalk	_ /	-80	V _/	dB	

2.8 BT Characteristics

2.8.1 Transmitter

Basic Data Rate

Table 2-8

Parameter		Min	Тур	Max	Unit	Test Conditions
RF Transmit Power			6	8	dBm	
RF Power Control Range			20		dB	25℃,
20dB Bandwidth		A	950		KHz	Power Supply
	+2MHz		-40	7	dBm	
Adjacent Channel	-2MHz		-38	1/	dBm	VBAT=5V
Transmit Power	+3MHz		-44		dBm	2441MHz
	-3MHz	y.	-35		dBm	7

Enhanced Data Rate

Table 2-9

Paramete	Min	Тур	Max	Unit	Test Conditions	
Relative Power			-1		dB	
π/4 DQPSK	DEVM RMS		6		%	
5	DEVM 99%		10		%	25℃,
Modulation Accuracy	DEVM Peak		15		%	Power Supply
	+2MHz		-40		dBm	VBAT=5V
Adjacent Channel	-2MHz		-38		dBm	2441MHz
Transmit Power	+3MHz		-44		dBm	
	-3MHz		-35		dBm	

2.8.2 Receiver

Basic Data Rate

Table 2-10

Paramete	Min	Тур	Max	Unit	Test Conditions	
Sensitivit		-94		dBm		
Co-channel Interference Rejection			-13		dB	
	+1MHz		+5		dB	25℃,
	-1MHz		+2		dB	Power Supply
Adjacent Channel	+2MHz		+37		dB	VBAT=5V
Interference Rejection	-2MHz		+36		dB	2441MHz
	+3MHz		+40		dB	
	-3MHz		+35		dB	


Enhanced Data Rate

Table 2-11

Paramete	Min	Тур	Max	Unit	Test Conditions	
Sensitivit		-94		dBm		
Co-channel Interferen	nce Rejection		-13		dB	
	+1MHz		+5		dB	25℃,
	-1MHz		+2		dB	Power Supply
Adjacent Channel	+2MHz	The state of the s	+37	3	dB	VBAT=5V
Interference Rejection	-2MHz		+36	7	dB	2441MHz
	+3MHz	77	+40		dB	
5/	-3MHz	1//	+35	W.	dB	

3. Package Information

3.1 QFN32_4.0x4.0



SYMBOL	MILLIMETER					
STMBOL	MIN	NOM	MAX			
A	0.70	0.75	0.80			
A1	0	0.02	0.05			
ь	0.15	0.20	0.25			
с	0.18	0.20	0.25			
D	3.90	4.00	4.10			
D2	2.60	2.65	2.70			
e	0. 40BSC					
Nd	2. 80BSC					
Е	3.90	4.00	4. 10			
E2	2.60	2.65	2.70			
Ne		2.80BSC				
K	0.20	-	-			
L	0.35	0.40	0.45			
L1	0.30	0.35	0.40			
L2	0.15	0. 20	0.25] 4		
h	0.30	0.35	0.40			
L/F载体尺寸 (MI1)		112*11	2			

Figure 3-1 AD6986D Package



Confidential

4. Revision History

Date	Revision	Description
2020.12.08	V2.0	Initial Release
	/	

