AD6983D Datasheet

Zhuhai Jieli Technology Co.,LTD

Version: 1.0

Date: 2020.11.23

Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.

AD6983D Features

CPU

- 32-bit DSP supports hardware Float Point Unit(FPU)
- Up to 160MHz programmable processor
- 64Vectored interrupts
- 4 Levels interrupt priority

DSP Audio Processing

- SBC, AAC Audio decodes supported for BT audio
- mSBC voice codec supported for BT phone
- Supports MP2, MP3, WMA, APE, FLAC, AAC, MP4, M4A, WAV, AIF, AIFC audio decoding
- Packet Loss Concealment (PLC) for voice processing
- Acoustic echo cancellation/suppression (AEC,AES)
- Single/Dual MIC Environmental Noise Cancellation (ENC)
- Multi-band DRC limiter
- 20-band EQ configuration for voice Effects

Audio Codec

- Two channels 24-bit DAC, SNR >= 101dB
- Two channels 24-bit ADC, SNR>=90dB
- Sampling rates of 8KHz/11.025KHz/16KHz/22.05KHz/24KHz/32KHz/44.1KHz/48KHz are supported
- One analog MIC amplifier, build-in MIC bias generator
- Supports two PDM digital MIC inputs
- One channel Stereo analog MUX
- Supports cap-less, single-ended, and differential mode at the DAC path
- Supports 16ohm and 32ohm Speaker loading

Bluetooth

Compliant with Bluetooth

- V5.1+BR+EDR+BLE specification
- Meet class1 class2 and class3 transmitting power requirement
- Support GFSK and $\pi/4$ DQPSK all packet types
- Provides maximum +8dbm@BDR, +6dbm@EDR transmitting power
- receiver with -94dBm@EDR sensitivity
- Fast AGC for enhanced dynamic range
- Supports

 a2dp\avctp\avdtp\avrcp\hfp\spp\smp\att\gap
 gatt\rfcomm\sdp\l2cap profile
- a2dp 1.3\avctp 1.4\avdtp 1.3\avrcp 1.5\ hfp 1.5 \spp 1.0\rfcomm 1.2\pnp 1.3\ hid 1.0\sdp core4.2\l2cap core 4.2

Peripherals

- One full speed USB 2.0 OTG controller
- Six multi-function 32-bit timers, support capture and PWM mode
- Three full-duplex basic UART, support DMA mode
- One hardware IIC interface supports host and device mode
- Two Built-in low power Cap Sense Keys
- Built-in Cap Sense Key controller
- 10-bit ADC for analog sampling
- External wake up/interrupt on all GPIOs

PMU

- Low voltage LDO and DC-DC for internal digital and analog circuit supply
- 2uA current consumption in the soft-off mode
- Built-in LDO and DC-DC for the core, I/O, Bluetooth and flash
- VBAT is 2.2V to 4.5V VDDIO is 2.2V to 3.4V

Packages

QFN20(3mm*3mm)


Confidential

Temperature

Operating temperature: -40°C to+85°C
Storage temperature: -65°C to +150°C

Applications

Bluetooth TWS Headset



1. Pin Definition

1.1 Pin Assignment




Figure 1-1 AD6983D Package Diagram

1.2 Pin Description

Table 1-1 AD6983D Pin Description

PIN NO.	Name	I/O Type	Drive (mA)	Function	Other Function
1	VCOM	P	/		DAC reference voltage
2	VDDIO	P	/		IO Power 3.3v
	PB8	I/O	8	GPIO	UARTORXB: Uarto Data Input(B); CAP4: Timer4 Capture;
3	PB6	I/O	8/24	GPIO	UART1RXA: Uart1 Data Input(A); PWM2: Timer2 PWM Output; ADC9: ADC Input Channel 9; Touch7: Touch Input Channel 7;
4	PGND	P	/		DCDC Ground
5	SW	P	/	DCDC output	DCDC switch output, connected to inductor
6	VBAT	P	/	W A	Connect to battery
7	LDO_IN	P	/		Charge Power Input; UART0TXC: Uart0 Data Output(C); UART0RXC: Uart0 Data Input(C); PWM3: Timer3 PWM Output; CAP1: Timer1 Capture;
8	BT_AVDD	P	/		BT Power
9	PB2	I/O	8/24	GPIO	UART2RXC: Uart2 Data Input(C); CAP5: Timer5 Capture; ADC7: ADC Input Channel 7; LP_TH1: Low Power Touch Channel 1
10	PB1	I/O	8/24	GPIO (pull up)	Long Press Reset; UART2TXC: Uart2 Data Output(C) ADC6: ADC Input Channel 6; LP_TH0: Low Power Touch Channel 0
11	BT_RF	/	/		BT Antenna
12	BT_OSCI	I	/		BTOSC In
13	BT_OSCO	О	/		BTOSC Out
14	PC4	I/O	8/24	GPIO	UART2TXD: Uart2 Data Output(D); IIC_SCL_B: IIC SCL(B); ADC4: ADC Input Channel 4; PWM4: Timer4 PWM Output;
	USBDM	I/O	4	USB Negative Data	UART1RXD: Uart1 Data Input(D); IIC_SDA_A: IIC SDA(A);

					ADC11: ADC Input Channel 11;		
					ADC11: ADC input Chaimer 11;		
					UART1TXD: Uart1 Data Output(D);		
	USBDP	I/O	4	USB Positive Data	IIC_SCL_A: IIC SCL(A);		
15					ADC10: ADC Input Channel 10;		
13					IIC_SCL_C: IIC SCL(C);		
	PC2	I/O	8/24		UART0TXD: Uart0 Data Output(D);		
					TMR1: Timer1 Clock Input;		
					MIC0: MIC0 Input Channel;		
16	PA1	I/O	8/24	GPIO	PWM0: Timer0 PWM Output;		
					UART1TXC: Uart1 Data Output(C);		
17	MIC_LDO	P	/	/	MIC Power		
18	DACR	О	/		DAC Right Channel		
19	DACL	О	/	/	DAC Left Channel		
20	DACVSS	P	/	/ /	Analog Ground		



2. Electrical Characteristics

2.1 Absolute Maximum Ratings

Table 2-1

Symbol	Parameter	Min	Max	Unit
Tamb	Ambient Temperature	-40	+85	°C
Tstg	Storage temperature	-65	+150	°C
VBAT	Supply Voltage	-0.3	4.5	V
LDO_IN	Charger Voltage	-0.3	6	V
V _{3.3IO}	3.3V IO Input Voltage	-0.3	3.6	V

Note: The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

2.2 PMU Characteristics

Table 2-2

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
VBAT	Voltage Input	2.2	3.7	4.2	V	
	Charger supply	A				
LDO_IN	Voltage	4.5	5.0	5.5	V	
Normal mode						
VDDIO	Voltage output	_	3.0	_	V	VBAT = 4.2V, 10mA loading
VDDIO	Loading current	_	4/	100	mA	VDDIO=3V@VBAT = 4.2V
DT AVDD	Voltage output	_	1.25V	_	V	VDDIO=3.0V, 10mA loading
BT_AVDD	Loading current	_	/ _/	60	mA	BT_AVDD=1.25V@VDDIO=3.0v
LP mode		37				1.5
VDDIO	Loading current	Section 1.		5	mA	VDDIO=3V@VBAT = 4.2V

2.3 Battery Charge

Table 2-3

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
LDO_IN	Charge Input Voltage	4.5	5	5.5	V	_
V_{Charge}	Charge Voltage	4.15	4.2	4.25	V	_
I _{Charge}	Charge Current	20		200	mA	Charge current at fast charge mode

I _{m 11}	Trickle Charge	20	45	70	mA	VouseVaru
I _{Trikl}	Current	20	73	/0	1117 \$	V BAT≪V Trikl

2.4 IO Input/Output Electrical Logical Characteristics

Table 2-4

Symbol	Parameter Parame	Min	Тур	Max	Unit	Test Conditions
$V_{\rm IL}$	Low-Level Input Voltage	-0.3	-	0.3* VDDIO	V	VDDIO = 3.0V
V_{IH}	High-Level Input Voltage	0.7* VDDIO	_	VDDIO+0.3	V	VDDIO = 3.0V
IO output	characteristics	1		7./		1
V _{OL}	Low-Level Output Voltage	- /	-	0.3	V	VDDIO = 3.0V
V_{OH}	High-Level Output Voltage	2.7	-	//-	V	VDDIO = 3.0V

2.5 Internal Resistor Characteristics

Table 2-5

	Port	General Output	High Drive	Internal Pull-Up Resistor	Internal Pull-Down Resistor	Comment
d a	PA1, PB1,PB2, PB6 PC2,PC4	8mA	24mA	10K	10K	PB1 default pull up USBDM & USBDP default pull
	PB8	8mA	-	10K	10K	down 3 internal pull-up/pull-down
	USBDP	4mA	_	1.5K	15K	resistance accuracy ±20%
	USBDM	4mA	- 1	180K	15K	

2.6 DAC Characteristics

Table 2-6

Parameter	Min	Тур	Max	Unit	Test Conditions
Frequency Response	20	_	20K	Hz	
THD+N	_	-80	_	dB	1KHz/0dB
S/N	_	101	_	dB	10Kohm loading
Crosstalk	_	-80	_	dB	With A-Weighted Filter
Output Swing		0.45		Vrms	
Demomio Dongo		95		dB	1KHz/-60dB
Dynamic Range		93		uB	10Kohm loading

					With A-Weighted Filter
DAC Output Power	_	6	_	mW	32ohm loading

2.7 ADC Characteristics

Table 2-7

Parameter	Min	Тур	Max	Unit	Test Conditions
Dynamic Range		80		dB	1KHz/-60dB
S/N	_	92	_	dB	
THD+N	_	-72	_	dB	1KHz/-60dB
Crosstalk	_	-80	7_/	dB	

2.8 BT Characteristics

2.8.1 Transmitter

Basic Data Rate

Table 2-8

Parameter		Min	Тур	Max	Unit	Test Conditions
RF Transmit Power			6	8	dBm	
RF Power Control Range			20		dB	25°C,
20dB Bandwidth		A	950		KHz	Dowar Cumply
	+2MHz		-40		dBm	Power Supply
Adjacent Channel	-2MHz		-38	- V	dBm	VBAT=3.7V
Transmit Power	+3MHz		-44	Tyles and the second	dBm	2441MHz
	-3MHz	7	-35	1	dBm	

Enhanced Data Rate

Table 2-9

Parameter		Min	Тур	Max	Unit	Test Conditions
Relative Power			-1	-3	dB	
π/4 DQPSK	DEVM RMS		6		%	
Modulation Accuracy	DEVM 99%		10		%	25℃,
	DEVM Peak		15		%	Power Supply
	+2MHz		-40		dBm	VBAT=3.7
Adjacent Channel	-2MHz		-38		dBm	2441MHz
Transmit Power	+3MHz		-44		dBm	
	-3MHz		-35		dBm	

2.8.2 Receiver

Basic Data Rate

Table 2-10

Parameter		Min	Тур	Max	Unit	Test Conditions
Sensitivity			-94		dBm	
Co-channel Interference Rejection			-13		dB	
	+1MHz		+5		dB	25℃,
	-1MHz		+2		dB	Power Supply
Adjacent Channel	+2MHz		+37		dB	VBAT=3.7
Interference Rejection	-2MHz		+36	7	dB	2441MHz
	+3MHz		+40		dB	
	-3MHz		+35		dB	

Enhanced Data Rate

Table 2-11

			1112			
Paramete	Min	Тур	Max	Unit	Test Conditions	
Sensitivity			-94		dBm	
Co-channel Interference Rejection			-13		dB	
	+1MHz		+5		dB	25℃,
	-1MHz		+2		dB	Power Supply
Adjacent Channel	+2MHz	The state of the s	+37		dB	VBAT=5V
Interference Rejection	-2MHz		+36)	dB	2441MHz
	+3MHz		+40		dB	
	-3MHz		+35	No.	dB	

3. Package Information

3.1 QFN20_3.0x3.0




Figure 3-1 AD6983D Package

4. Revision History

Date	Revision	Description				
2020.11.23	V1.0	Initial Release				
	1/					

