Object Diversification with the help of R2

Alex Gaines, R2con 2019



This project is sponsored by the Intelligence Advanced Research Projects Activity (IARPA) under contract N66001-17-C-2003


Company Overview




- Founded 2009 by Jason Syversen
- 30+ Employees
- Most possess advanced degrees
- All have current (or in process for) clearances









About me:

Alex Gaines

Alex.Gaines@siegetechnologies.com

Siege Technologies.

I like bins.

A few R2 commits.

Also check out WPICTF.xyz

Automated Software Diversification - types

- Load Time
 - ASLR
 - On some embedded systems, may not be enabled or possible.
- Compile Time
 - Usually operate on AST or Source
 - Slow must compile
- Binary
 - Can't be very advanced.
 - Tends to break under certain cases.

Software Diversification. - Why

- Defense
 - o Increase attacker workload.
 - Protect against Return Oriented Programming and other techniques.
 - Obfuscate.
 - Anti Piracy
- Offense
 - Avoid signatures.
 - AV/Intrusion detection avoidance.
 - Obfuscate

Goal

- Protect Kernel Modules from ROP attacks.
- Diversification
 - Every boot, Kernel Modules are different
 - Change ROP offsets, stack offsets/layout

Limitations

- Fast
- Small
- Reliable
- Operate on compiled kernel modules, not source

Quick Elf Overview

Executable and Linkable Format

Used often in Linux executables, objects, libraries, etc.

Consists of headers and sections.

We need to worry about Symbols and Relocations

R2 has elf code

But can also use other libraries, make your own, etc.

We made our own.

```
[awgaines@awgaines-laptop radare2]$ find ./ -name '*elf*'
./libr/magic/d/default/elf
./libr/bin/p/bin_dbginfo_elf64.c
./libr/bin/p/bin_write_elf.inc
./libr/bin/p/bin_elf.o
./libr/bin/p/bin_dbginfo_elf.c
./libr/bin/p/bin_elf64.d
./libr/bin/p/elf64.mk
./libr/bin/p/bin_dbginfo_elf64.d
./libr/bin/p/bin_elf64.c
./libr/bin/p/bin_write_elf64.o
./libr/bin/p/bin_dbginfo_elf.d
./libr/bin/p/bin_write_elf.o
./libr/bin/p/bin_elf.c
./libr/bin/p/elf.mk
./libr/bin/p/bin_write_elf.d
./libr/bin/p/bin_elf.d
./libr/bin/p/bin_elf64.o
./libr/bin/p/bin_write_elf64.c
./libr/bin/p/bin_dbginfo_elf.o
./libr/bin/p/bin_dbginfo_elf64.o
./libr/bin/p/bin_write_elf.c
./libr/bin/p/bin_write_elf64.d
./libr/bin/d/elf_enums
./libr/bin/d/elf32
./libr/bin/d/elf64
./libr/bin/format/elf
./libr/bin/format/elf/elf_specs.h
./libr/bin/format/elf/elf.c
./libr/bin/format/elf/elf64.c
./libr/bin/format/elf/glibc_elf.h
./libr/bin/format/elf/elf64.h
./libr/bin/format/elf/elf.o
./libr/bin/format/elf/elf64_write.c
./libr/bin/format/elf/elf64_write.d
./libr/bin/format/elf/elf64.o
./libr/bin/format/elf/elf_write.o
./libr/bin/format/elf/elf64.d
./libr/bin/format/elf/elf.h
./libr/bin/format/elf/elf_write.d
./libr/bin/format/elf/elf64_write.o
./libr/bin/format/elf/elf_write.c
./libr/bin/format/elf/elf.d
./libr/asm/arch/xtensa/qnu/elf32-xtensa.o
./libr/asm/arch/xtensa/gnu/elf32-xtensa.d
./libr/asm/arch/xtensa/gnu/elf32-xtensa.c
./libr/asm/arch/arm/gnu/elfarm.h
./libr/asm/arch/include/elf-bfd.h
./libr/asm/arch/include/elf
```

Easy Start

- Shuffle elf sections
 - -ffunction-sections splits every function into a section
 - Just update some ELF metadata indices.
 - OpenBSD does something similar
 - Re-Links LibC's from .a files in a random order at every boot.
 - Limited # of permutations
 - More sections = better results

Easy Start

- Junk data at the end of sections
 - Random # of HLT instructions at the end of .text* sections
 - o Comes after all the code
 - Changes offsets between sections.
 - But relative offsets inside sections are unchanged.

Why these aren't enough

- Only change offsets between sections, not inside sections.
- Limited permutations.
- Does not protect stack in any way.

Let's mess code up.

We need some help

- Change offsets between Leaked pointer and useful gadget.
 - o Code insertion.
 - Can't use "Trampoline style" dynamic code insertion. SKORPIO.
- Want to modify the code itself.
 - Actually insert code, not just modify existing.
 - We need to "analyze" our sections.

Why Radare2?

- Fast
- Low dependencies (No python required!)
- Compiles core to LibR
- Has some neat features (Esil)
- I know how to use it

Why libr and not r2pipe?

- Fast, a lot less overhead.
- Easier to use a real library than to interface with a text api.
 - At least for C.

Analysis overview.

Disassemble every executable section using r_anal_op() loops

What this gives us:

- For each function (Symbol):
 - An ordered list of RAnalOps & their locations.
 - Instruction Type.
 - Jump targets.
 - Instruction opcode vs data size.
 - Registers used, memory access, etc.
 - ESIL too!

```
RAnalOp Is
Super
Useful.
```

typedef struct r_anal_op_t {

RAnalDataType datatype;

) RAnalop;

ut64 addr; ut32 type; ut64 prefix;

ut32 type2; int group; int stackop; int cond; int size; /* number of bytes representing the opcode (not the arguments) NODE int nopcode; int cycles; int failcycles; /* conditional cpu-cycles */ int family; bool eob; int delay; ut64 jump; ut 64 fail; st64 ptr; ut64 val; /* f.ex: sero extends for 8: 16 or 32 bits only */ int ptrsize; st64 stackptr; /* stack pointer */ int refptr; RAnalVar *var; /* local var/arg used by this instruction */ RAnalValue *src[3]; RAnalValue *dst; struct r_anal_op_t *next; // RStrBuf esil; RStrBuf opex; int scale; ut 64 disp; RAnalSwitchOp *switch_op; RAnalHint hint;

Esil is great too

- Great for easily gathering instruction information.
 - strstr() is your greatest friend here.
- Not terribly great at performance, but it's useful to get something working.
 - Does this instruction use the stack? strstr(esil, "rsp")

"Cruftables"

"Cruftables"

```
int authfunc (void) {
        if ( is_auth ) {
                system( "/bin/sh" );
        CODE;
        DOES;
        NOTHING:
       leaky_func(); //stack leak
        printf( "Some other code\n" );
        other_code();
        return 0;
```

What needs to be done?

Decide where to put a "cruftable".

Decide what data is a "cruftable"?

Adjust symbols, relocs, etc to accommodate cruftable.

Where can we put a Cruftable?

- We have to insert in between instructions.
 - Can't cut an instruction in half.
- Can't put a cruftable in a "badzone"
 - Badzone consists of anywhere between a jump instruction and its jump target.
 - Not quite a basic block, but similar.

Badzone(s)

```
4883ed01
7428
498d4c1d00
               lea rcx, [r13 + rbx]
0f1f4000
4889cf
               mov rdi, rex
4889da
               mov rdx, rbx
4c89ee
               mov rsi, r13
  15296d0000
4889c1
               mov rex, rax
4801d9
4883ed01
                sub rbp, 1
75e5
490 fafdc
4889da
               mov rdx, rbx
               mov rsi, r13
4c89ee
bf01000000
               mov edi, 1
67e890050000
               call fcn 000027d0
483948
74ea
ba05000000
               mov edx, 5
488d357e3e00.
  157f6c0000
4889c3
               mov rbx, rax
```

RAnalOp to Badzone.

- RAnalOp has a lot of useful data to use.
- Many ways to determine badzone-causing Instruction.
 - Most important (RAnalOp.jump != -1 || RAnalOp.fail != -1)
- Badzone = Bounds (instr.loc, instr.loc + instr.size, RAnalOp.jump, RAnalOp.fail)

Data in a cruftable.


Data in a cruftable.


```
A SECURITY SHAPE
e8431
               call sym.imp.ftell
4889df
               mov rdi, rbx
488905514000.
               mov gword [obj.insize], rax
90
e823E
               call sym.imp.rewind
488b2d444000.
               mov rbp, gword [obj.insize]
488d7d01
               lea rdi, [rbp + 1]
e8531
               call sym.imp.malloc
               mov rex, rbx
4889d9
```


Cruftables can be long.

| | 4889df | mov rdi, rbx |
|------------|------------|---------------|
| | e94c030000 | jmp 0x8002d52 |
| | f1 | |
| 0x08002a10 | f1 | |
| 0x08002a11 | f1 | |
| 0x08002a12 | f1 | |
| 0x08002a13 | f1 | |
| | f1 | |
| 0x08002a15 | f1 | |
| | f1 | |
| 0x08002a17 | f1 | |
| 0x08002a18 | f1 | |
| | f1 | |
| 0x08002ala | f1 | |
| 0x08002a1b | f1 | |
| 0x08002a1c | f1 | |
| 0x08002ald | f1 | |
| 0x08002ale | f1 | |

- Any Symbol that comes after a cruftable needs to be adjusted.
 - (For every Symbol: if Symbol is after cruftable, add cruftable size to Symbol)
- Any Reloc that comes after a cruftable needs to be adjusted.
 - (For every Reloc: if Reloc is after cruftable, add cruftable size to Reloc)







Split Cruftables

• When Inserting a cruftable: Randomly split into 2 cruftables.

will

• Can be applied recursively.

A split cruftable.

```
0x0000115b
                 4889df
                                 mov rdi, rbx
0x0000115e
                 eb02
0x00001160
                 f1
0x00001161
                 f1
0x00001162
                 eb02
                                 jmp 0x1166
0x00001164
                 f1
0x00001165
                 f1
0x000001166
                 90
0x00001167
                 e834
                                 call sym.imp.ftell
```


Confused Cruftables

- Instead of using jumps, use conditional jumps.
- "Fail" path must have a another cruftable inserted after it to make sure it correctly reaches the end.
 - Can be recursive, can be split.
 - Easily done recursively.
- When combined with split cruftables, it creates gnarly code.

Confused Cruftables

- Instead of using jumps, use conditional jumps.
- "Fail" path must have a another cruftable inserted after it to make sure it correctly reaches the end.
 - Can be recursive, can be split.
 - Easily done recursively.
- When combined with split cruftables, it creates gnarly code.

Confused and split cruftable



Super Cruftables

Cruftables that can be inserted anywhere, even inside badzones.


Super Cruftables

```
39c2
                cmp edx, eax
751b
4883c701
                add rdi, 1
                add rsi, 1
4883c601
                movzx eax, byte [rdi]
0fb607
84c0
75cc
31c0
803e00
                cmp byte [rsi], 0
0f94c0
                sete al
c3
0f1f00
                nop dword [rax]
31c0
c3
```


Super Cruftables

```
39c2
                 7521
                 4883c701
                                  add rdi, 1
                 4883c601
                                  add rsi, 1
                 0fb607
                                  movzx eax, byte [rdi]
                 84c0
                 31c0
                 803e00
                                  cmp byte [rsi], 0
                 eb04
                 f1
                 f1
                 f1
                 f1
                 0f94c0
                                  sete al
                 c3
0x08000393
                 0f1f00
                                             [rax]
                 31c0
                                  xor eax, eax
                 c3
```


Just update jump offsets



Just update jump offsets



Just update jump offsets



Patch System

- Keep list of all wanted insertions/removals/changes.
 - Apply periodically.
- Attempt each one, ignore if impossible.
- Modifies Jump offsets, symbols, relocs, etc.

```
Patch table
            insind: loc,
                         size, flags, replacesize,
      index
                                                   data
      01
            6:
                   14,
                         7,
                                0,
                                      7,
                                             0x55b3e8d4cd10
      1 |
            7:
                   21, 8,
                                            0x55b3e8d30420
      21
            11: 46,
                         8,
                                             0x55b3e8d30440
      3 |
            12: 54,
                         8,
                                             0x55b3e8d4cfd0
                                             0x55b3e8d4d120
            13:
                   62,
```

Patch System modify jump offsets

- If cruftable is inserted inside a badzone, add cruftable size to jump offset.
 - Instruction start + RAnalOp->nopsize is the start of the offset
 - RAnalOp->size RAnalOp->nopsize is the size of the offset
 - (int8_t, int16_t, int32_t, etc)

751b jne 0x80000d0

7521

jne 0x8000396

Instruction Bumping

Jumps are Short (1 byte signed) or Near (4 byte signed).

If we go over -128->127 limit, we must "bump" instruction to larger version.

Apply recursively

```
8d6b01 lea ebp, [rbx + 1] 8d6b01 lea ebp, [rbx + 1] 4883c301 add rbx, 1 4883c301 add rbx, 1 39d8 cmp eax, ebx 39d8 cmp eax, ebx 7e77 jle 0x15b0 0f8e21020000 jle 0x2941
```

One can't be bumped

- E3 JECXZ
 - o Only a short jump version, no near jump
- We have to ignore patches that would result in the bumping of JECXZ.
 - o Thankfully, rare.

mov r13, rsi push r12 push rbp 0x080007e1 push rbx DE XREF from 0x080007e5 (sym.maven_realloc) pop rbx pop rbp ; argl mov rbp, rdi pop r13 pop r14 # RELOC 2 mov £14. 0 0x080008d3 pop r15 (reloc.maven_alloc_214) : BFLOC 32 mayer all mov rdi, qword [rl4 + rbx*8] xor edx, edx ; void *ptr mov rax, rbp mov rsi, rbp Cruftable 0x08000806 div qword [rdi + 8] 0x0800080a sub rsi, rdx (reloc.mvn_addrinpool_14) ; size_t size x0800080d call 0x8000812 CALL XREF from 0x0800080d (sym.maven_realloc) ; RELOC 32 mvn_addrinpool ; void *realloc(void *ptr, size_t siz test eax, eax obfuscation 0×08000816 mov r12, qword [r14 + rbx*8 CODE XREF from 0x08000814 (sym,maven_realloc) add rbx, 1 cmp rbx, 6 ine 0x80007fa test r12, r12 je 0x800082d : BELOC CODE XREF from 0x08000827 (sym.mayen realloc) mov rcx, qword [r12 + 8] mov rax, rbp xor edx, edx ; [0x8:81=-1 mov rl4, rbp div rcx lea rax, [r13 + rdx] mov r15, rdx 0x08000842 ; arg3 CODE KREF from 0x08000848 (sym.maven_realloc) pop rbx mov rax. mov rdi, r13 reloc,mayen alloc 98) call 0x8000866 ; RELOC 32 mayer alloc ; void *realloc/void *ptr. size t s pop r13 CALL XREF from 0x08000861 (sym.mayen realloc) mov r14, rax test rax, rax · BELOC 22 CODE XREF from 0x0800086c (sym.maven_realloc) mov rdx, rbx mov rdi, rax call 0x8000880 ; RELOC 32 memcpy ; void *realloc(void *ptr, size_t size) ; CALL XREF from 0x0800087b (sym.maven_realloc) 0x08000880 mov rsi, rbp X08000886 reloc.mvn memfree 138) call 0x800088e ; RELOC 32 mvn_memfree ; void *realloc(void *ptr, size_t size CALL XREF from 0x08000889 (sym.mayen_realloc) 0x0800088e mov rdi, 0 (reloc.mutex_lock) ; RELOC 32 ; void *ptr ; RELOC 32 mutex_lock ; void *realloc(void *ptr, size_t size) ; RELOC 32 ; void *ptr ; [0x8:8]=-1 ; 8 mov rdi, 0 mov rax, qword [r12 + 8] add qword [0x080008ae], 1 add qword [0x080008b5], rax 0x08000Bae add c (reloc.mutex_unlock) 0x080008b5 x080008b5 call 0x80008ba CALL XREF from 0x080008b5 (sym.maven_realloc) ; RELOC 32 mutex_unlock ; void *realloc(void *ptr, size_t siz 0x080008ba mov rax, r14 pop rbp pop r12 pop r13 pop r14 pop r15 ret

XREFS: CALL 0x0800080d CALL 0x08000861 CALL 0x0800087b CALL 0x08000889 CALL 0x08000895 CALL 0x080008b5

; [33] -r-x section size 266 named .text.maven real1

;-- section..text.maven_realloc: (fcn) sym.maven_realloc 266 sym.maven_realloc (size_t size, int arg2, int arg3);

push #13


nop dword [rax + rax]

arg size_t size 0 rdi arg int arg2 0 rsi arg int arg3 0 rdx

x080007d0

0x080007d5 0x080007d7 0x080007d9

Cruftable obfuscation




Stack Stuff

- Stack shims
 - Insert a "shim" into each stack frame
 - Changes stack overflow and leak offsets
 - Protects against small overflows
- Stack reordering
 - Reorder Pushes and Pops of saved registers.
 - Changes ROP gadgets.
 - Can change leak offsets.


Stack Shims

- Adjust allocated stack frame size.
 - Add a little "buffer" area on the end.
 - Makes stack-based OOB reads or writes unreliable
 - May even protect against small OOB writes.



Stack Shims

- Adjust allocated stack frame size.
 - Add a little "buffer" area in frame.
 - Makes stack-based OOB reads or writes unreliable
 - May even protect against small OOB writes.



Stack Shim size alignment.

- May have to be aligned to 16 or 8 bytes.
 - o GCC defaults to align to 16.
- Some SSE/SIMD instructions will segfault if not aligned.
- Performance impact from unaligned memory accesses.
- Not always required.

Stack frame allocation.

```
int
         (int argc, char **argv, char **envp);
        ; arg
        ; arg
                        4155
                                       push r13
        0x00001122
                        4989f5
                                       mov r13, rsi
                        4154
                                       push r12
                        4883ec08
                                        sub rsp
                        488b7e08
                                       mov rdi, gword [rsi + 8]
                        488d353c1f00.
                                       lea rsi, [0x00003074]
                        e8c3ffffff
                                       call sym imp fopen
                        7166
```

Stack frame deallocation

```
0x000012c0
                 7405
                 e869fd
                                  call sym.imp.free
0x000012c7
                 4883c408
                                  add rsp
                 31c0
                                      eax, eax
                                      rbx
                                  pop rbp
                 415c
                                  pop r12
                 415d
                                      r13
                 c3
                 0f1f4000
                                             [rax]
```

Multiple Deallocations

- Each allocation may have multiple deallocations
 - For allocation in function (symbol), look for all deallocations that match its size.
 - Potential for inconsistencies here, but we've never encountered one in our testing.

Some assumptions

- Only one stack frame per function.
 - Would be difficult to track multiple frames, especially with odd control flow.
 - GCC is nice and does one frame per function (symbol).
- Allocations and deallocations are symmetric
 - No half-allocate or half-deallocate.
 - GCC is also nice here.



Results

```
sub rsp, 0x48
4883ec48
488b15bc2e00.
              mov rdx, qword [obj.stdin]
be80000000
              mov esi, 0x80
4889e7
              mov rdi, rsp
e8affeffff
              call sym.imp.fgets
31c0
              xor eax, eax
4883c448
              add rsp, 0x48
c3
Of1f84000000.
             non uxoro [rax + rax]
```

```
4883ec68
              sub rsp, 0x68
488b15bc2e00.
              mov rdx, qword [obj.stdin]
be80000000
              mov esi, 0x80
4889e7
              mov rdi, rsp
e8affeffff
              call sym.imp.fgets
31c0
              xor eax, eax
4883c468
              add rsp, 0x68
c3
Of1f84000000.
               op dword [rax + rax]
```

Stack Reordering

Reorder the pushes and pops of saved registers.

Two places to reorder

- Prologue
 - Only one, the start of the function. (Symbol)
 - Lots of Pushes

```
0 x 0 0 0 0 2 0 4 0
                 4157
0x00002042
                 4156
                                  bush r14
0x00002044
                 4155
                                  push r13
0x00002046
                 4154
                                  push r12
                 4189fc
                                 mov r12d, edi
0x0000204b
0x0000204c
                                  push rbx
                 53
                 4889f3
                                 mov rbx, rsi
                 4883ec18
                                 sub rsp, 0x18
                 488b3e
                                 mov rdi, gword [rsi]
                 67e8730a0000
                                 call fcn.00002ad0
                 488d359d4900.
                                 lea rsi, [0x00006a01]
                 bf06000000
                                 mov edi, 6
```

Two places to reorder

- Epilogue(s)
 - o Can be multiple
 - Right before a "ret"
 - Lots of Pops
 - May not be directly at the end of a function.



Look for reorderable instructions

• Requirements:

- No modifications to RIP (Jumps, calls, etc)
- No jumps pointing into the area (Look at badzones).
- No relocs in the area (may be able to be changed in the future)
- No stack operations that aren't push/pop.
 - strstr(op->esil, 'rsp')
- **No memory Writes** (might be not required)
- Can not use a push if in a epilogue, can not use a pop if in an Prologue.
- Register pushes must match Register Pops.
 - Truncation step.

```
RAnalOp Is
Super
Useful.
(Again)
```

typedef struct r_anal_op_t {

```
ut 64 addr;
       ut32 type;
       ut64 prefix;
       ut32 type2;
       int group;
        int cond;
        int size;
       int nopcode;
                       /* number of bytes representing the opcode (not the arguments) TODO
       int cycles;
       int failcycles; /* conditional cpu-cycles */
       int family;
        bool eob;
       int delay;
       ut64 jump;
        ut64 fail;
        int direction;
       st64 ptr;
       ut64 val;
                        /* f.ex: sero extends for 8: 16 or 32 bits only */
       int ptrsize;
       st64 stackptr;
       int refptr;
       RAnalVar *var;
       RAnalValue *src[3];
       RAnalValue *dst;
       struct r_anal_op_t *next; /
       RStrBuf esil;
       RStrBuf opex;
        const char *reg; /
       int scale;
       ut 64 disp;
       RAnalSwitchOp *switch_op;
       RAnalHint hint;
       RAnalDataType datatype;
) RAnalop;
```

Truncation step


- If a Prologue/epilogue has an extra push or pop that isn't matched in ALL of the others, we must truncate it out.
 - Rare, but can happen.

What do we have left?

```
(int argc, char **argv, char **envp);
; arq
; arg
                                                                       FF151f6d0000
0x00002040
                                                                       4883c418
0x00002042
                                                                       b801000000
                                                                                      pop rbx
                                                                                      pop rbp
                4189fc
                                                                                      pop r12
                                                                                      pop r13
                                                                                      pop r14
                4889f3
                                                                                      pop r15
                4883ec18
                                sub rsp, 0x18
                488b3e
                                mov rdi, gword [rsi]
                                call fcn.00002ad0
                67e8730a0000
                488d359d4900.
                               lea rsi, [0x00006a01]
                bf06000000
```

Build dependency list

- Each instruction has a list of dependency instructions that must come before.
 - For every instruction, see what instructions comes before it that use any of the same registers.
 - Instructions may have many dependencies, but cycles are not possible.
- When shuffling, instruction must have all of its dependencies fulfilled before being chosen.
 - (Fisher-yates)
- Seperate lists for every epilogue/prologue.



Build dependency list

```
push r15
push r14
push r13
push r12
mov r12d, edi
push rbp
push rbx
mov rbx, rsi
```

Dependencies kept after shuffling

```
oush r15
 ush r14
oush rl3
mov rl3, rdx
push r12
mov rl2, rcx
push rbp
mov rbp, rsi
push rbx
mov rbx, rdi
```

```
oush rl2
oush r13
bush r14
mov rl3, rdx
push rbp
mov rbp, rsi
push r15
push rbx
mov rbx, rdi
mov rl2, rcx
```

Prologue/Epilogue Symmetry

- Whatever order we shuffle the Pushes in the prologue, we must change the Pops in Epilogue to match.
 - o Reverse order.
 - Only pushes/pops need to follow order. Misc instructions are fine to reorder.
 - Still have to follow instruction dependencies too.

Prologue/Epilogue Symmetry

```
xor edi, edi
push r13
lea r12, [0x000085e8]
push rbx
sub rsp, 0x78
mov rax, qword fs: [0x28]
push r13
xor edi, edi
push r12
lea r12, [0x00002168]
push rbp
push rbx
sub rsp, 0x78
mov rax, qword fs: [0x28]
```

```
add rsp, 0x78
xor eax, eax
pop rbx
pop rbp
pop r13
pop r12
add rsp, 0x78
xor eax, eax
pop rbx
pop rbp
pop r12
pop r13
```

Demo

Future things

- Use R2 emulation functionality for fancier analysis/verification.
 - Would allow for more complex modifications and higher reliability.
- Port to ARM, Mips, Risc-V, etc.
- Full binary support.
 - Might be difficult due to linker resolving some symbols.
- Port to PE, Mach-O, etc.
- More advanced cruftable data.
 - Chunks of code that actually look like code.
 - More complex structure.
 - Harder to automatically de-obfuscate.
- Shuffle at binary/object load time
 - o Kernel module?
 - It's fast enough for this to be feasible.
- Standalone "Patch System" as a plugin for R2.

Special thanks,

Martin Osterloh for section shuffling.

Jesse Earisman for most of the ELF code.

R2 devs for answering all of my noob questions and fixing bugs.

Siege Technologies for sending me to R2Con.

Questions?

Unused/unfinished slides

Jumptable hack

GCC is "smart" and does jumptables in a weird way.

Todo

Instruction Bumping

- Convert short jumps to near jumps. (if needed)
- Processed recursively by patch system.
 - Bumping one instruction may cause another instruction to be bumped.

BUMPING -121, -1337: 1 -> 2

Analysis output

```
analyzing 12 aka .text.get_section
Printing 12 aka .text.get_section
badzones for this section
0x4 -> 0x18
              cmp qword [rdi + 0x30], rsi
                                                rsi,0x30,rdi,+,[8],--,$z,zf,:-,64,$b,cf,:-,$p,pf,:-,$s,sf,:-,$o,of,:-|SYMBOL
                                                                                                                                   95 rsi rdi cf pf
              jbe 0x14
                                                                                                   255 cf zf rip
              shl rsi, 6
                                                0,6,!,!,?{,1,6,-,rsi,<<,0x8000000000000000,4,!,!,^,},6,rsi,<<-,$z,zf,:-,$p,pf,:-,$s,sf,:-,cf,-
                                                                                                                                                    651 rsi cf pf
              add rsi, gword [rdi + 0x28]
                                                0x28,rdi,+,[8],rsi,+-,$0,of,:-,$s,sf,:-,$z,zf,:-,63,$c,cf,:-,$p,pf,:- 8 rsi rdi cf pf
                                                eax, rax, ^, 0xfffffffff, 4, rax, -, $z, zf,:-, $p, pf,:-, $s, sf,:-, 0, cf,:-, 0, of,:- 334 rax cf pf
                                                rsi, rdx, -[8]
                                                                                                   449 rdx rsi
                                                                                                   147 rsp rip
              nop dword [rax]
                                                                                                   449 rax
                                                                                                   147 rsp rip
```

Two types of relative addressing

- RSP and RBP relative.
 - RSP+offset
 - for local variables.
 - RBP+offset
 - for stack arguments.
- (Ideally)

GCC sometimes does gross stuff

And this changes from version to version.

- RSP + to grab stack arguments.
 - o "Reaches over rbp"
- RBP- relative addressing for local vars.

Addressing Fixes

- Convert the "bad" modes to the appropriate one. Will not work in all cases.
 - If RBP is used as general purpose, can't convert to RBP-relative.
 - May need to do some tracking of pushes/pops between frame allocation and usage.
- Add the stack shim offset into the bad modes. More likely to work.
 - Needs to be done to every instruction that "Reaches over"

We currently use the first method. Not 100% reliable.

GCC Sibling calls

- GCC for optimization will make "sibling calls"
 - o Tail-call optimization
 - Instead of a call/ret, just use a JMP.
- Or sometimes will split a function in two.
- Force to show up as a "epilogues".
 - o There is no ret.
 - May not fully pop stuff from stack. Symmetry/truncation will handle it.