

To ensure the outputs remain off while reflashing the chip using this SPI mode, avoid mapping BLANK\_PIN to PB0 (the ICSP uses PB0 for MOSI).

R1 is optional, but protects against accidental resets due to noise.

D1 is optional, but provides ESD protection for the RESET pin.

DCPRG\_PIN = GND VPRG\_PIN = GND

C2 is optional, but provides additional noise protection for the RESET pin. (If debugWire or PDI is being used, C2 cannot be present.)