




## Assignment No. 1

7.1 Explain Architecture of 8086 in detailed.

The below dia shows the block schematic of the internal structure of Intel 8086.



- As shown in above fig , the 8086 (PU is divided into 2 parts
  - 1) The bus interfacing unit (BIU) & 1) The execution unit (EU)
  - BIU is mainly responsible for external acresses, thence it is
  - called the extend world interface of the processor.
- EU is the main processing section of the processor. It is responsible for doing all calculations, arithmetic & logical operations.



It also controls the different operations in the processor. - EV takes core of performing operations on the data & it is coulled as the execution heart of the processor. 9.2 List different addressing modes of 8086. > The list of addressing modes of 8086 are as follows: 1) Register Addressing Mode 2) Immediate Addressing Mode 3) Memory Addressing Mode - DDirect 1 Register Indirect (11) Based Indexed 1 Register Relative 1 Relative Based Indexed 4) String Addressing Mode 5) Implied Addressing Mode 6) Ilo Addressing Mode - ODirect Port 1 Indirect Post Q.3 Write short note on Memory banking in 8086. -> -8086 has a 16 bit data bus hence it should be able to acess 16-bit data in one operation. - But the memory chips available are normally such that each location has 8-bits i.e. al byte. - Hence to read 16-bits its need to acess 2 memory locations. - However, if both these memory locations are in same memory chip then the address bus will have to provide two addressess sequentially I will require double the time also 16-bits would not be accessed simultary - To solve this problem, the memory of 8086 is divided into 2 bonks


man back provides &-bits.



- One bank contains all even addresses called the "Even Bank", while the other is called "odd Bank" containing all odd addresses.

- The below fig's shows the different occesses posible for 8086.

They are explained below.



	The second of the second		and the later of	AND SHOW IN	,			1
	Memory	Address	Data	BHE	AO	Bus Lydes	Data Lines Used	
	Even	00000	Byte	1	0	one	00-07	
1	Even	00000	Word	0	0	One	00-015	6
	044	00001	Byte	0	- 1	One	08-015	
	odd	00001	Word	0	1	First	Do - D7	
				1	0	second	DR - D15	
							The second second	-



What is memory segmentation? State the advantage of memory segmentation. - Segmentation in 8086 refers to division of the IMB main memory into segments or blocks of 64 KB each. This is done so as to acess a signent of the memory using the 16-bit address or pointer rigisters - 8086 has 20 bit address bus while the registers are of 16-bit. To access a memory location, we thus need to provide 20-bit address while the registers are 16-bit, this is made possible using segmentation. Advantages of Segmentation 1) The programer can access a memory that required 20-bit address, by using 16-bit registers only. 2) The programs, data & stack are stored in separate blocks in memory I hence the three are organized in modulor fashion. 3) It also help in object oriented programming to store data of an object Finally, sharing of dorta or possing of dota from one program to another is easily possible due to segmentation. 5) Also the segmentation makes duta relocatable as the program uses only offset projector pointer while the segment points to the bose of segment. Explain power ON reset circuit used in 8086 system 0.6 Draw the Hining dia of memory read in minimum mode. - The sequence of operations during the read machine cycle are as follows. 1): The 8086 will make M/Io=1 if the read is from memory & M/IO=0 if the regd is from the IIO device. 2): At about the same time the ALE off is asserted to 1

3): Make BHE lowlhigh & send out the desired address on ADO to ADIS &

Alo to Alg lines.



4): Pull down ALE. The address is briched into external latch. mod

5): Remove the address from ADo to ADIS lines & put them in the input

G): Assest the RD signal low. This will put the data from the addressed memory location or I/O post to the data bus.


7): Insert the "Wait" T- state if the 8086 READY input is made low

before or during the T2 state of a machine cycle.

81: As soon as really input goes high, 8086 comes out of the wait Tstates & complete the machine unde.

91: calculate the "READ" cycle by making the RD line high.

10): For larger systems we need to use the data buffers. Then the DTIR + DEN signals of 8086 are connected to 8086 & enabled at the app-





9.7 Explain operating modes in 8259 8259 has 2 operating modes viz. interrupt driven & polling mole. In interrupt driven mode, 8259 interrupts the processor with the INT pin whenever it gets an interrupt. Polled mode -- In this made the INT off is not used. The missoprocessor checks the status of the interrupt request by issuing poll command. - The microprocessor reads contents of 8259 A after issuin poll command - During the read operation the 8259 A provides polled word esets the Insk bit of highest active interrupt request in following format. code of I = One or more interrypt, Binary
1 reguest is a ctivated nighest priority No interrupt request activated interrupt request. regipt Explain with block dia working of 8255 PPI 0.8 The architecture of 8255 can be divided into following parts. 1) Data Bus Buffers - This is an 8-bit bi-directional buffer used to intexface the internal date bus of 8255 with the external data bus. - The CPU Transfers data to show the 8255 through this buffer. 2) Read/Write Control Logic - It accepts address & control signals from 4P - The control signals determine whether it is a sed or write program & also

- The address bits (A1, A0) are used to select the posts or the control world

select or reset the 8255 chip.

register are as follows!



		The same of the sa			
	ALAO	Selection	Sample address	3.5	bo
	0 0	Post A	80H (1000 0000		
	0 1	Post B	81H (1000 0001		
	10	Post C	82H (1000 0010)		AL .
	1 1	Control Word	834 (1000 0011	110000000000000000000000000000000000000	7(0)
	- The posts	are controlled		live group control regi	ster,
Established a	3) Group	tairs post Af ( i.e P(	7-14		
	-It accept	s control signeds	from the control work	ld & forward them to sep	edire posts
	4) Group B	contol - This	control block control	port B& hower i.e. Pl:	3-PC0
5) Port A, Port B, Port (-These are 8 bit bi-directional Ports.					
sal saura	Power	J GND	Croup A	Coup A	->IIO
Local	S S S S S S S S S S S S S S S S S S S	T	Control	(8)	PA7-PAO
			the same	A CALLED AND A CONTRACTOR	0 0 0
Bidirection	nal	- Emples		1 Croop A	
Bidirection	Data Bus			Post C	J10
730	Butter	4		(4)	107-109
		A STATE OF THE STA	8-bit Internall Data Bus	Goodb B Port C	> I10
		Laws Harding	1	Lower (4)	PG-P(0
					, ,
RD	> Read	AND AND AND			
WR AI	> Write	• >	GOOUP B	Group B	JIO I
Ao -	> Control		Couted	(8)	PB7-BB0
RESET-	> Logic				
	R				
CS-					



Q.9	Difference between Jump & co	all instruction.
	Jump	Coll
	OIt is not mandatory to initialize	OIt is mandatory to initialize the stack
	the stack pointer in Tump instruction.	pointer in CALL instruction.
	In the JUMP, the value of 5P does	2 In the CALL, the value of a SP
	not change	is decremented by 2.
	Dine JUMP 15 not used to toprefer the	3 It is used to toprefer the value of
	value of PC into stack.	PC into a subsoutine so that it can
	Q-71 · · · · · · · · · · · · · · · · · · ·	come back to main paggagm.
	There is an immediate addressing made	Othere is a register, immediate add-
1	STO NEW TOWN	ressing mode in CALL.
3 19 N T	3 To execute the TOMP, we require	DTO excute the UTLL, we require the
	the 10 T- state & 3 machine under.	18:1-states & 5 machine ydes.
Q. 10	Difference between function & maco	0
	Manage	Cadi
	OIt is not compiled, it is pre-possed.	OIt is complet, it is not a pre-ormer of
	1) Code length is increased.	Deade length remains some
	Maeros are faster in execution than fundi	1 (1) Functions are bit slower in exputtion
	Before compilation process the macro name	
	is replaced by the macro value.	take place.
	O Macros are useful when a small	@ Functions are helpfull when a large
	piece of code used multiple times in	piece of code repeated no. of
	a program.	times.
MARIN	1) Macros do not check for compilation	@ Fundion checks for compilation
	error which legos to unexpected	error & there is a less chance of
	0/8	unexpected o/p



57 O Pia 17,16,15 - y There are the ilplines of 8284. XI +x2 ore the ip bet which the mystal is actually connected. TNK stands for tonk. These 3 ilp are interstaled to the internal oscilator of 8284. 0.57 - When power supply is switched on, there are some spikes in its of for some time. - These spikes cause change in the detault values of the register. - The defoult value of all the registers of 8086 is 0000 H except for CS is FFFFH. - Henre the address of the first instruction Forches by the processor is FFFFOH. - The change in these register values after the behaviour of the processor, espacially is CS Or IP change. - This makes it necessary to implement powers on reset circuit, which should reset the processor wring there spikes + maintain register to their detault values.

\*Operations on power on reset drawit -

- The following fig to illustrates powers-on-reset elocate



-Initially the capacitor has no charge charge across it, when system is switched on.

- Hence it provides logic 0 on RES pin & reset is activated.

- Slowly the capacitor is charged through the resistor &
makes the reset pin to logic (1). The charging time
of capacitor is such that by this time the spikes of

power supply are vanished.

- This disables the reset of the processor switches

The diode is connected across the resistor to discharge the capacitor rapidly when power supply is switched off.

- The switch is for manual reset to discharge the capacitor by connecting to the ground.

(3/23