

Introduction: We know that An arithmetic Logic Unit (ALU) is used to perform arithmetic such as addition, subtraction, multiplication, division and Logic operations such as AND, OR etc. It represents the fundamental building block of the central processing unit (CPU) of a computer. In this experiment, we have made a 4 bit Arithmetic Logic Unit (ALU). Thus, for selection arithmetic and Logical operation, we need  $s_2$  so three selector bit were needed in total.

Problem statement:  
~~~~~

| $s_2$ | $s_1$ | $s_0$ | output             | Function              |
|-------|-------|-------|--------------------|-----------------------|
| 1     | 1     | 1     | $A_i + 1$          | Increment A           |
| 0     | 1     | 1     | $A_i - B_i$        | subtract              |
| 1     | 1     | 0     | $A_i + B_i$        | Add                   |
| 0     | 1     | 0     | $A_i + 1 + 1$      | Transfer A with carry |
| 1     | 0     | x     | $A_i \uparrow B_i$ | OR                    |
| 0     | 0     | x     | $A_i'$             | Complement A          |

## Function Generation:

| $s_2$ | $s_1$ | $s_0$ | $z$ | $X$            | $Y$         | Output         | Function              |
|-------|-------|-------|-----|----------------|-------------|----------------|-----------------------|
| 1     | 1     | 1     | 1   | $A_i$          | 0           | $A_i + 1$      | Increment A           |
| 0     | 1     | 1     | 1   | $A_i$          | $\bar{B}_i$ | $A_i - B_i$    | subtract              |
| 1     | 1     | 0     | 0   | $A_i$          | $B_i$       | $A_i + B_i$    | Add                   |
| 0     | 1     | 0     | 1   | $A_i$          | All 1       | $A_i + 1 + 1$  | Transfer A with carry |
| 1     | 0     | x     | x   | $A_i \mid B_i$ | 0           | $A_i \mid B_i$ | OR                    |
| 0     | 0     | x     | x   | $A_i'$         | 0           | $A_i'$         | complement A          |

## Function simplification Using k-map:

For X:

$$X = s_2 s_1 s_0 A_i + s_2' s_1 s_0 A_i + s_2 s_1 s_0' A_i + s_2' s_1 s_0' A_i +$$

$$s_2 s_1' (A_i + B_i) + s_2' s_1' A_i'$$

$$= s_2 s_1 s_0 A_i (B_i + B_i') + s_2' s_1 s_0 A_i (B_i + B_i') +$$

$$s_2' s_1 s_0' (B_i + B_i') + s_2' s_1 A_i (s_0 + s_0') (B_i + B_i') + s_2 s_1' B_i (s_0 + s_0') (A_i + A_i') + s_2' s_1' A_i' (s_0 + s_0') (B_i + B_i')$$

$$= s_2 s_1 s_0 A_i B_i + s_2 s_1 s_0 A_i B_i' + s_2' s_1 s_0 A_i B_i +$$

$$s_2' s_1 s_0 A_i B_i' + s_2 s_1 s_0' A_i B_i + s_2 s_1 s_0' A_i B_i'$$

$$+ s_2' s_1 s_0' A_i B_i + s_2' s_1 s_0' A_i B_i' + s_2 s_1' A_i (s_0 B_i +$$

$$s_0' B_i + s_0 B_i' + s_0' B_i') + s_0 s_1' B_i (s_0 A_i + s_0 A_i' + s_0' A_i$$

$$+ s_0' A_i') + s_2' s_1' A_i' (s_0 B_i +$$

$$s_0 B_i' + s_0' B_i + s_0' B_i')$$



for Y:

$$\begin{aligned}
 Y &= s_2' s_1 s_0 B_i' + s_2 s_1 s_0' B_i + s_2' s_1 s_0' \\
 &= s_2' s_1 s_0 B_i' + s_2 s_1 s_0' B_i + s_2' s_1 s_0' (B_i + B_i') \\
 &= s_2' s_1 s_0 B_i' + s_2 s_1 s_0' B_i + s_2' s_1 s_0' B_i + s_2' s_1 s_0' B_i' \\
 &= \Sigma(4, 5, 6, 13)
 \end{aligned}$$

| $s_2 s_1 \backslash s_0 B$ | $s_0' B_i'$ | $s_0 B_i$ | $s_0 B_i$ | $s_0 B_i'$ |
|----------------------------|-------------|-----------|-----------|------------|
| $s_2' s_1'$                | 0           | 0         | 0         | 0          |
| $s_2' s_1$                 | 1           | 1         | 0         | 1          |
| $s_2 s_1$                  | 0           | 1         | 0         | 0          |
| $s_2 s_1'$                 | 0           | 0         | 0         | 0          |

$$Y = s_1 s_0' B + s_2' s_1 B'$$

for Z:

$$Z = s_2 s_1 s_0 + s_2' s_1 s_0 + s_2' s_1 s_0'$$

| $s_2 \backslash s_1 s_0$ | $s_1' s_0'$ | $s_1' s_0$ | $s_1 s_0$ | $s_1 s_0'$ |
|--------------------------|-------------|------------|-----------|------------|
| $s_2'$                   | 0           | 0          | 1         | 1          |
| $s_2$                    | 0           | 0          | 1         | 0          |

$$Z = s_1 s_0 + s_1 s_2' = s_1 (s_0 + s_2')$$

### Equipment and Budget:

| Gate name       | IC     | Amount | Price per IC (Tk) | Price (Tk) |
|-----------------|--------|--------|-------------------|------------|
| NOT Gate        | 7404   | 1      | 25 Tk             | 25 Tk      |
| OR Gate         | 7432   | 3      | 28 Tk             | 84 Tk      |
| AND Gate        | 7408   | 5      | 32 Tk             | 160 Tk     |
| XOR Gate        | 7486   | 1      | 25 Tk             | 25 Tk      |
| 4bit Full Adder | 74LS89 | 1      | 40 Tk             | 40 Tk      |

Total - 334 Tk

### Simulation:



Result :  
mmmm

| Input          |                |                |                |                |                |                |                |                |                |                |                       | Output |                |                |                |                |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-----------------------|--------|----------------|----------------|----------------|----------------|
| S <sub>2</sub> | S <sub>1</sub> | S <sub>0</sub> | A <sub>3</sub> | A <sub>2</sub> | A <sub>1</sub> | A <sub>0</sub> | B <sub>3</sub> | B <sub>2</sub> | B <sub>1</sub> | B <sub>0</sub> | Operation Name        | Cout   | F <sub>3</sub> | F <sub>2</sub> | F <sub>1</sub> | F <sub>0</sub> |
| 1              | 1              | 1              | 0              | 1              | 1              | 0              | 0              | 0              | 0              | 1              | Increment A           | 0      | 0              | 1              | 1              | 1              |
|                |                |                | 0              | 0              | 1              | 0              | 0              | 0              | 0              | 1              |                       | 0      | 0              | 0              | 1              | 1              |
| 0              | 1              | 1              | 0              | 1              | 1              | 0              | 0              | 0              | 1              | 1              | subtract              | 1      | 0              | 0              | 1              | 1              |
|                |                |                | 0              | 1              | 1              | 0              | 0              | 0              | 0              | 1              |                       | 1      | 0              | 1              | 0              | 0              |
| 1              | 1              | 0              | 0              | 1              | 1              | 0              | 0              | 0              | 0              | 1              | Add                   | 0      | 0              | 1              | 1              | 1              |
|                |                |                | 0              | 1              | 1              | 1              | 0              | 0              | 0              | 1              |                       | 0      | 1              | 0              | 0              | 0              |
| 0              | 1              | 0              | 0              | 1              | 1              | 0              | 0              | 0              | 0              | 1              | Transfer A with carry | 1      | 0              | 1              | 1              | 0              |
|                |                |                | 0              | 0              | 0              | 1              | 0              | 0              | 0              | 1              |                       | 1      | 0              | 0              | 0              | 1              |
| 1              | 0              | X              | 0              | 1              | 1              | 0              | 0              | 0              | 0              | 1              | OR                    | 0      | 0              | 1              | 1              | 1              |
|                |                |                | 0              | 0              | 1              | 0              | 0              | 0              | 1              | 1              |                       | 0      | 0              | 0              | 1              | 1              |
| 0              | 0              | X              | 0              | 1              | 1              | 0              | 0              | 0              | 0              | 0              | complement A          | 0      | 1              | 0              | 0              | 1              |
|                |                |                | 1              | 1              | 1              | 0              | 0              | 0              | 0              | 0              |                       | 0      | 0              | 0              | 0              | 1              |

Conclusion: In this above experiment we have implemented an ALU which can operate an Arithmetic and Logical operations. At first, the equations of Z, X and Y were made by using the given table. While we simplified it using K-map. Though we faced some problem while implementing on proteus as we made 1 bit adder for our own ALU design. After that the ALU were tested by different combination of bits and it provided the correct result.