



Ahsanullah University of Science & Technology

Department of Computer Science & Engineering

Experiment No : 01
Course No : CSE3110
Course Title : Digital System Design Lab
Submission Date : 27.12.2021
Submitted to : Ms. Mohsena Ashraf, Ms. Nusrat Jahan Lisa

Submitted by

Group No : 01

Section : A2

ID **Name**

190104026 Tahsina Muthaki

190104027 Asif Iftekher Fahim

190104028 Safwan Ibne Masuk

190104037 Ahmadul Karim Chowdhury

Introduction:

Arithmetic Logic Unit (ALU) is a digital circuit which is used to perform arithmetic operations like addition, subtraction and logical operations such as NOT, OR, AND, XOR etc. Most of the operations of a CPU are performed by ALU as it is a part of fundamental things of CPU or any kind of computing circuits. Most of these operations of a CPU are performed by one or more ALU's, which load data from input registers. The control unit tells the ALU what operation to perform and ALU stores the result in an output register. In this experiment, we made a 4 bit Arithmetic Logic Unit (ALU) with three (3) selection bits (S_2, S_1, S_0). In our experiment table, S_1 is the mode selection bit as given and S_0 & S_2 are there for selecting functions. According to the given table, we had to perform 4 arithmetic operations where $S_1 = 0$ and 2 logical operations where $S_1 = 1$.

Problem Statement:

S_2	S_1	S_0	Output	Function
0	0	0	$A_i + 1 + 1$	Transfer A with Carry
0	0	1	$A_i - B_i - 1$	Subtraction with Borrow
1	0	0	$A_i - 1$	Decrement A
1	0	1	$A_i + B_i$	Add
0	1	X	$A_i \oplus B_i$	XOR
1	1	X	$A_i B_i$	OR

Table Generation:

S_2	S_1	S_0	X_i	Y_i	Z_{in}	Output
0	0	0	A_i	$A_i + 1$	1	$A_i + 1 + 1$
0	0	1	A_i	$\overline{B_i}$	0	$A_i - B_i - 1$
1	0	0	A_i	$A_i + 1$	0	$A_i - 1$
1	0	1	A_i	B_i	0	$A_i + B_i$
0	1	X	$A_i \oplus B_i$	0	0	$A_i \oplus B_i$
1	1	X	$A_i B_i$	0	0	$A_i B_i$

$$\begin{aligned}
 x_i &= s_2' s_1' s_0' A_i + s_2' s_1' s_0 A_i + s_2 s_1' s_0' A_i + s_2 s_1' s_0 A_i \\
 &+ s_2' s_1 s_0' (A_i \oplus B_i) + s_2' s_1 s_0 (A_i \oplus B_i) + s_2 s_1 s_0' (A_i + B_i) \\
 &+ s_2 s_1 s_0 (A_i + B_i)
 \end{aligned}$$

$$\begin{aligned}
 &= s_2' s_1' s_0' A_i B_i + s_2' s_1' s_0' A_i B_i' + s_2' s_1' s_0 A_i B_i + s_2' s_1' s_0 A_i B_i' \\
 &+ s_2 s_1' s_0' A_i B_i + s_2 s_1' s_0' A_i B_i' + s_2 s_1' s_0 A_i B_i + s_2 s_1' s_0 A_i B_i' \\
 &+ s_2' s_1 s_0' A_i B_i' + s_2' s_1 s_0' A_i' B_i + s_2' s_1 s_0 A_i B_i' + s_2' s_1 s_0 A_i' B_i \\
 &+ s_2 s_1 s_0' A_i + s_2 s_1 s_0' B_i + s_2 s_1 s_0 A_i + s_2 s_1 s_0 B_i
 \end{aligned}$$

$$\begin{aligned}
 &= s_2' s_1' s_0' A_i B_i + s_2' s_1' s_0' A_i B_i' + s_2' s_1' s_0 A_i B_i + s_2' s_1' s_0 A_i B_i' \\
 &+ s_2 s_1' s_0' A_i B_i + s_2 s_1' s_0' A_i B_i' + s_2 s_1' s_0 A_i B_i + s_2 s_1' s_0 A_i B_i' \\
 &+ s_2' s_1 s_0' A_i B_i + s_2' s_1 s_0' A_i' B_i + s_2' s_1 s_0 A_i B_i' + s_2' s_1 s_0 A_i' B_i \\
 &+ s_2 s_1 s_0' A_i B_i + s_2 s_1 s_0' A_i B_i' + s_2 s_1 s_0' A_i B_i + s_2 s_1 s_0' A_i' B_i \\
 &+ s_2 s_1 s_0 A_i B_i + s_2 s_1 s_0 A_i B_i' + s_2 s_1 s_0 A_i B_i + s_2 s_1 s_0 A_i' B_i \\
 &= s_2' s_1' s_0' A_i B_i + s_2' s_1' s_0' A_i B_i' + s_2' s_1' s_0 A_i B_i + s_2' s_1' s_0 A_i B_i' \\
 &+ s_2 s_1' s_0' A_i B_i + s_2 s_1' s_0' A_i B_i' + s_2 s_1' s_0 A_i B_i + s_2 s_1' s_0 A_i B_i' \\
 &+ s_2' s_1 s_0' A_i B_i + s_2' s_1 s_0' A_i' B_i + s_2' s_1 s_0 A_i B_i' + s_2' s_1 s_0 A_i' B_i \\
 &+ s_2 s_1 s_0' A_i B_i + s_2 s_1 s_0' A_i B_i' + s_2 s_1 s_0' A_i' B_i + s_2 s_1 s_0 A_i B_i' \\
 &+ s_2 s_1 s_0 A_i' B_i + s_2 s_1 s_0 A_i B_i
 \end{aligned}$$

$$\begin{aligned}
 &= \Sigma (2, 3, 6, 7, 9, 10, 13, 14, 18, 19, 22, 23, \\
 &25, 26, 27, 29, 30, 31)
 \end{aligned}$$

K-map:

$S_0 A_i B_i$	$S_0' A_i' B_i'$	$S_0' A_i' B_i$	$S_0' A_i B_i$	$S_0' A_i B_i'$	$S_0 A_i B_i'$	$S_0 A_i B_i$	$S_0 A_i' B_i$	$S_0 A_i' B_i'$
$S_2 S_1$			1	1	1	1		
$S_2' S_1'$								
$S_2' S_1$		1		1	1		1	
$S_2 S_1$		1	1	1	1	1	1	
$S_2 S_1'$			1	1	1	1		

$$\begin{aligned}
 \therefore X_i &= S_2 A_i + S_1' A_i + A_i B_i' + S_1 A_i' B_i \\
 &= A_i (S_1' + B_i' + S_2) + S_1 A_i' B_i
 \end{aligned}$$

NOW,

$$Y_i = s_1' s_0' + s_2' s_1' s_0 B_1^0 + s_2 s_1' s_0 B_1^0$$

$$= s_1' s_0' (s_2 + s_2') + s_2' s_1' s_0 B_1^0 + s_2 s_1' s_0 B_1^0$$

$$= s_1' s_0' s_2 + s_1' s_0' s_2' + s_2' s_1' s_0 B_1^0 + s_2 s_1' s_0 B_1^0$$

$$= s_2 s_1' s_0' B_1^0 + s_2 s_1' s_0' B_1^0 + s_2' s_1' s_0' B_1^0 +$$

$$s_2' s_1' s_0' B_1^0 + s_2' s_1' s_0 B_1^0 + s_2 s_1' s_0 B_1^0$$

$$= \sum (0, 1, 2, 8, 9, 11)$$

	$s_0 B_1^0$			
$s_2 s_1$	$s_0' B_1^0$	$s_0 B_1^0$	$s_0 B_1^0$	$s_0 B_1^0$
$s_2' s_1'$	1	1		1
$s_2' s_1$				
$s_2 s_1$				
$s_2 s_1'$	1	1	1	

From Kmap,

$$Y_i = s_1' s_0' + s_2' s_1' B_1^0 + s_2 s_1' B_1^0$$

$$= s_1' (s_0' + s_2' B_1^0 + s_2 B_1^0)$$


$$\therefore Y_i = s_1' (s_0' + (s_2 \odot B_1^0))$$

And,

$$Z = S_2' S_1' S_0' . 1$$

Equipment and Budget:

Gate Name	Total Gate Use	IC Name	Total IC Use	Per Unit Cost	Price (Total)
AND	26	7408	7	13	91
OR	17	7432	5	13	65
NOT	15	7404	3	13	39
XOR	12	7486	3	13	39
				Total Cost	234 Taka



Result:

Operation	Input			Output			
	$S_2 S_1 S_0$	$A_3 A_2 A_1 A_0$	$B_3 B_2 B_1 B_0$	Cout	$F_3 F_2 F_1 F_0$		
$A_i + 1 + 1$ Transfer A with carry	0 0 0	1 1 0 1	1 0 1 0	1	1 1 0 1		
$A_i - B_i - 1$ Subtraction with Borrow	0 0 1	1 0 0 1	1 0 0 0	1	0 0 0 0		
$A_i - 1$ Decrement A	1 0 0	1 0 0 0	1 1 0 0	1	0 1 1 1		
$A_i + B_i$ Add	1 0 1	0 1 0 0	0 0 1 0	0	0 1 1 0		
$A_i \oplus B_i$ XOR	0 1 x	1 1 1 0	0 1 0 0	0	1 0 1 0		
$A_i \mid B_i$ OR	1 1 x	1 0 1 0	0 1 0 1	0	1 1 1 1		

Conclusion: In this experiment we have designed a four bit ALU which performs arithmetic and logical operations. Here we have used simplified equations by the help of K map Simplification. We have carefully implemented the equations in the proteus software with the help of AND, OR, XOR and NOT gate. For the 4-bit adder we have constructed 4 individual 1-bit adders using XOR, AND and OR gate. Different input combinations have been tested in our constructed 4-bit ALU in software (Proteus) and corresponding output is correct each time.