1 A P3/4 Exampler Cosbs 1) $V_{gm} = \frac{\partial I_D}{\partial V_{GF}} V_{DF}$ from graph $\approx 4.6 \text{ m/s}$ rd = / OIn / ~ 40 ks Depletion mode as Vao io -ve (could also be a JFRT) ii) Operating point P VGo = -1V > VG= -1V R, = 1 MS (or suitably lage R to set Rin of the amplifier) Tor = 4mA Vor = 10V $= \frac{20 - 10}{4 \times 10^{-3}} = \frac{2.5 \text{ k} \Omega}{4 \times 10^{-3}}$ From the 50m $R_1 = R_0$ $R_3 = R_0$ $R_2 = rd$ $V_{DD} = 3UV$ P3 ----v,] ~ ~]

b) P.D. at input to gate
$$D_{R_2}$$
 $\Rightarrow R_2 \times 30 = 2$
 $R_1 = 14$
 $\Rightarrow R_2$
 $\Rightarrow R_3$
 $\Rightarrow 30 - 8 = 2.05 \times 10^{-2}$
 $\Rightarrow R_3$
 $\Rightarrow R_4$
 $\Rightarrow R_5 = 8.8 \text{ kg}$

(812 hg std of

at output
$$\frac{0-v_0}{v_d/R_3} = g - v_g - v_g$$

$$\Rightarrow Vo = -gm Vg\sigma R_3/Ird \Rightarrow \underline{Vo} = -gm R_3/Ird$$

$$= 4 \times y\sigma^{5} \times 8.8 \times x \times vo \times x$$

d) From som $R_{in} = \frac{V_i}{J_i} = \frac{R_i II R_z}{R_i + R_z}$ If Rin= Who A Ri/ = 14 3 R2=107ks R1=1.5 Ms. Re it not a standard value. It ve chose $R_1 = wohn then R_1 M_2 < wokn$ which doer not fit the bref. If we choose $R_2 = 120k_{SL} (5td value) then <math>R_1 = 1.7m_{SL}$ No (118 M) of N value) Ther would give Vas= 1,875V (should be on) Ra = 112.5 k. (neeto spec) 3) This is a self bias ing FET circuit.

By setting the DC value of V5 to be 3V higher than Va we can set V60 = -3V =) at source Vs = 20 - Vor = 13V $T_{00} = V_{0} - 0 \Rightarrow R_{3} = 13 = 5k\Omega$ $\frac{1}{2.6 \times 10^{-3}} = 5k\Omega$ We want $VG\sigma = -3V \Rightarrow VG = 10V$ PD. at gate VG= Rz x Voo =) Rz= ZMJZ

b) som - draw of ar of appear in the cet starting with the FET Vin Rica I Ra I Vout c) at uput we are one that Vin = Vgo + Vont At output we see that rd is in parallel with Rz here the current source or pushing the current through rd//Rz =) Vont = g~vg~ R3//rd Combine to get $\frac{V_{\text{out}}}{V_{\text{in}}} = \frac{g_{\text{m}} R_{\text{s}} / / r d}{1 + 5 m R_{\text{s}} / / r d} = 0.968$ Rn= V1 = R1//R2 2/MSC

3c When calculating Rout De careful ar (cont)

Rout 7 rd//R3 To find Rout we apply a test voltage un at the output a measure the commet on with the input short est circuited. Rout = Valipoc At the input we see that vg= = -vac Sum careato at out put $in + gm Vgr = \frac{Vn - 0}{R_3 / r d}$ $\frac{1}{2} = \frac{R_3 / r_d}{1 + g_m R_3 / r_d} = 192 \Omega$

4) som of applifur garage a time of the following the sound of the sou Neet to calculate Rout for amplifier 3 Part = Vx/1/p oc if Vi= 0 (1/2 oc) then vyr= 0 => vyrym= 0 =) 1 vn = ra/10h =) Rout = 3.33 ks2 We can now we he aughter model: VI Pan Av. 1 Cont | From data broke +

Vont | Pan data broke +

earlier lectective we

or 310 fegung f = 1 2TC(Rc+Ront) z) C= 2.08pF (3dB point)

(24) Renove od $V_{in} = V_{gr} + V'$ (1) at upul at ontput O-Voul = gnVgr (2) at source v'= g-vg-Rz (3) Combre (1)(2) x(3) & get the gain Vont = -9m R,

Vin It gm R2 < R2 reduces


gain If we include capación C the replace Rz with Z, where: $7 = R/C = R_2$ $1 + j \omega CR_2$

Substitute nto above equation for the gain

Rz is required for the biasing to define the operation, point (ar in Q3) but it reduces the overall gain. The solution is to bypass Rz with a stutuble apacitor C to remove Rz from the som at suituble frequencies

At
$$f = 1.59$$
 Hz $Gan = -9$
 $f = 159$ Hz $Gan = -53$

No the cet is not complete. The gate voltage is not defined at DC as # the FET has so upont renotance. We neet to add a version or potential tracted divider at the gate to provide a outside DC bus to set VGo.



=) +V + -V should be larger than +4+ -4"

