

ADD	ADD destin Addition	ation, source	Flags ODITSZAPC		
Opera	ands Clocks Transfers Bytes Co			Coding Example	
register, register		3	-	2	ADD CX, DX
register, memory		9+EA	1	2-4	ADD DI, [BX]
memory, regis	ter	16+EA	2	2-4	ADD TEMP, CL
register, immediate		4	-	3-4	ADD CL, 2
memory, immediate		17+EA	2	3-6	ADD ALPHA, 2
accumulator, immediate		4	-	2-3	ADD AX, 200

AND	AND destination, source Logical and				Flags OD ITSZAPC
Oper	ands	Clocks	Transfers	Bytes	Coding Example
register, regis	ster	3	-	2	AND AL, BL
register, men	nory	9+EA	1	2-4	AND CX, FLAG_WORD
memory, reg	ister	16+EA	2	2-4	AND ASCII [DI], AL
register, imm	register, immediate		-	3-4	ND CX, 0F0H
memory, immediate		17+EA	2	3-6	AND BETA, 01H
accumulator,	immediate	4	-	2-3	AND AX, 01010000B

CALL	CALL target		Flags OD ITSZAPC		
Oper	Operands Clocks Transfers Bytes			Coding Example	
near-proc	near-proc		1	3	CALL NEAR_PROC
far-proc		28	2	5	CALL FAR_PROC
memptr16		21+EA	2	2-4	CALL PROC TABLE[SI]
regptr16		16	1	2	CALL AX
memptr32	01		4	2-4	CALL FAR PTR [BX]

CLC	CLC (no ope	erands)				OD ITSZAPC	
CLC	Clear carry flag						
Operands Clocks Transf			Transfers	Bytes	Co	oding Example	
no operands		2	-	1	CLC		

CLI (no operands) Clear interrupt flag					Flags OD ITSZAPC
Opera	ands	Clocks	Transfers	Bytes	Coding Example
no operands		2	-	1	CLI

СМР		ation, source estination to s	ource		Flags ODITSZAPC
Oper	ands	Clocks	Transfers	Bytes	Coding Example
register, regis	ster	3	-	2	CMP BX, CX
register, men	nory	9+EA	1	2-4	CMP DH, ALPHA
memory, regi	ister	9+EA	1	2-4	CMP [BX+2], SI
register, imm	register, immediate		-	3-4	CMP BL, 02H
memory, immediate		10+EA	1	3-6	CMP TABLE[BX+2000], 3420H
accumulator,	accumulator, immediate		-	2-3	CMP AL, 00010000B

DIV	DIV source Division, un	signed			Flags OD ITSZAPC
Oper	ands	Clocks	Transfers	Bytes	Coding Example
reg8		80-90	-	2	DIV CL
reg16		144-162	-	2	DIV BX
mem8		(86-96)+EA	1	2-4	DIV ALPHA
mem16		(150-168)+EA	1	2-4	DIV TABLE [SI]

IN	IN accumula	· •			Flags OD ITSZAPC
Oper	ands	Clocks	Transfers	Bytes	Coding Example
accumulator, immed8		10	1	2	IN AL, OFFEAH
accumulator, DX		8	1	1	IN AX, DX

	INC	INC destina Increment I				Flags OD ITSZAPC
	Oper	ands	Clocks	Transfers	Bytes	Coding Example
	reg16		2	-	1	INC CX
	reg8		3	-	2	INC BL
Į	memory		15+EA	2	2-4	INC ALPHA[DI+BX]

	INT	INT interrupt	ot-type				Flags OD I TS ZAPC
	Oper	ands	Clocks	Transfers	Bytes		Coding Example
i	immed8 (type=3)		52	5	1	INT 3	
i	immed8 (type≠3)		51	5	2	INT 67	

IRET	IRET IRET (no operands) Interrupt return					Flags ODITSZAPC
Oper	ands	Clocks	Transfers	Bytes		Coding Example
no operands		24	3	1	IRET	

JC short-label Jump if carry					Flags OD ITSZAPC
Operands Clo			Transfers	Bytes	Coding Example
short-label		16 or 4		2	JC CARRY-SET

JE/JZ JE/JZ short-label Jump if equal / Jump if zero						Flags OD ITSZAPO
Oper	ands	Clocks	Transfers	Bytes	Co	oding Example
short-label		16 or 4		2	JZ ZERO	

JMP	JMP target				Flags ODITSZAPC
JIVIP	Jump				Flags
Oper	ands	Clocks	Transfers	Bytes	Coding Example
short-label		15	-	2	JMP SHORT
near-label		15	-	3	JMP WITHIN_SEGMENT
far-label		15	-	5	JMP FAR_LABEL
memptr16		18+EA	1	2-4	JMP [BX]
regptr16		11	-	2	JMP CX
memptr32		24+EA	2	2-4	JMP FAR [BX+123H]

LAHF	LAHF (no op Load AH fro					Flags OD I T S Z A P C
Ope	Operands		Transfers	Bytes		Coding Example
no operands		4	-	1	LAHF	

LEA	LEA destination, source Load effective address					Flags	DDI.	ΓS	ZΑ	РС
Operands		Clocks	Transfers	Bytes	Cod	ding Ex	ampl	е		
reg16, mem16		2+EA	ı	2-4	LEA BX, [BP+	+DI]				

LOOP	LOOP short Loop	-label			Flags OD ITSZAPC
Oper	ands	Clocks	Transfers	Bytes	Coding Example
short-label		17/5	-	2	LOOP AGAIN

MUL	MUL MUL source Multiplication, unsigned					
Operands		Clocks	Transfers	Bytes	Coding Example	
reg8	reg8		-	2	MUL BL	
reg16	reg16		-	2	MUL CX	
mem8		(76-83)+EA	1	2-4	MUL MONTH[SI]	
mem16		(124-139)+EA	1	2-4	MUL BAUD_RATE	

MOV	MOV desti	nation, source	!		Flags OD I T S Z A P C	
IVIOV	Move		Flags			
Ope	rands	Clocks	Transfers	Bytes	Coding Example	
memory, aco	cumulator	10	1	3	MOV ARRAY[SI], AL	
accumulator	, memory	10	1	3	MOV AX, TEMP_RESULT	
register, register		2	-	2	MOV AX, CX	
register, me	mory	8+EA	1	2-4	MOV BP, STACK_TOP	
memory, reg	gister	9+EA	1	2-4	MOV COUNT[DI], CX	
register, imn	nediate	4	-	2-3	MOV CL, 2	
memory, im	mediate	10+EA	1	3-6	MOV MASK[BX+SI], 2CH	
seg-reg, reg16		2	-	2	MOV ES, CX	
seg-reg, mem16		8+EA	1	2-4	MOV DS, SEGMENT_BASE	
reg16, seg-reg		2	-	2	MOV BP, SS	
memory, seg-reg		9+EA	1	2-4	MOV DATA2, CS	

OR	OR destinat	,			Flags ODITSZAPC	
Oper	ands	Clocks	Transfers	Bytes	Coding Example	
register, register		3		2	OR AL, BL	
register, men	nory	9+EA	1	2-4	OR DX, PORT_ID[DI]	
memory, regi	ster	16+EA	2	2-4	OR FLAG_BYTE, CL	
accumulator,	accumulator, immediate		-	2-3	OR AL, 01101100B	
register, immediate		4	-	3-4	OR CX, 01H	
memory, immediate		17+EA	2	3-6	OR [BX+123H], 10CFH	

OUT	OUT Dort, accumulator Output byte or word					
Ope	Operands		Transfers	Bytes	Coding Example	
immed8, accumulator		10	1	2	OUT 44, AX	
DX, accumulator		8	1	1	OUT DX, AL	

POP	POP destination				Flags OD ITSZAPC
Operands		Clocks	Transfers	Bytes	Coding Example
register	register		1	1	POP DX
seg-reg (CS illegal)		8	1	1	POP DS
memory		17+EA	2	2-4	POP PARAMETER

PUSH	PUSH source Push word	Flags ODITSZAPC			
Operands		Clocks	Transfers	Bytes	Coding Example
register	register		1	1	PUSH SI
seg-reg (CS illegal)		10	1	1	PUSH ES
memory		16+EA	2	2-4	PUSH RETURN_CODE[SI]

PUSHF (no operands) Push flags onto stack						Flags OD I T S Z A P C
Operands		Clocks	Transfers	Bytes	Co	oding Example
no operand		10	1	1	PUSHF	

RCL	RCL destina Rotate left	Flags OD ITSZAPC				
Oper	Operands		Transfers	Bytes	Coding Example	
register, 1		2	-	2	RCL CX, 1	
register, CL		8+4*bit	-	2	RCL AL, CL	
memory, 1		15+EA	2	2-4	RCL ALPHA, 1	
memory, CL		20+EA+4*bit	2	2-4	RCL [BP+2], CL	

RET		RET optional-pop-value Return from procedure						
Oper	Operands		Transfers	Bytes		Coding Example		
(intra-segme	(intra-segment, no pop)		1	1	RET			
(intra-segme	(intra-segment, pop)		1	3	RET 4			
(inter-segment, no pop)		18	2	1	RET			
(inter-segme	nt, pop)	17	2	3	RET 2			

ROL	ROL destina Rotate left	Flags ODITSZAPC				
Operands		Clocks	Transfers	Bytes	Coding Example	
register, 1		2	-	2	ROL BX, 1	
register, CL		8+4*bit	-	2	ROL DI, CL	
memory, 1		15+EA	2	2-4	ROL FLAG_BYTE[DI], 1	
memory, CL		20+EA+4*bit	2	2-4	2-4 ROL ALPHA, CL	

ROR	ROR ROR destination, count Rotate right						
Operands		Clocks	Transfers	Bytes	Coding Example		
register, 1		2	-	2	ROR AL, 1		
register, CL		8+4*bit	-	2	ROR BX, CL		
memory, 1		15+EA	2	2-4	ROR PORT_STATUS, 1		
memory, CL		20+EA+4*bit	2	2-4	ROR CMD_WORD, CL		

SAHF	SAHF (no op Store AH in	Flags OD ITSZAPC			
Operands		Clocks	Transfers	Bytes	Coding Example
no operand		4	-	1	SAHF


SAL/SHL	SAL/SHL de Shift arithm	Flags ODITSZAPC			
Oper	ands	Clocks	Transfers	Bytes	Coding Example
register, 1		2	-	2	SAL AL, 1
register, CL		8+4*bit	-	2	SHL DI, CL
memory, 1		15+EA	2	2-4	SHL [BX], 1
memory, CL		20+EA+4*bit	2	2-4	SAL STORE_COUNT, CL


STC		STC (no operands) Set carry flag					
Operands		Clocks	Transfers	Bytes		Coding Example	
no operand		2	-	1	STC		


STI	, ,	STI (no operand) Set interrupt enable flag					
Operands		Clocks	Transfers	Bytes	Coding Example		
no operand		2	i	1	STI		

SUB	SUB destination	Flags OD ITSZAPC				
Operands		Clocks	Transfers	Bytes	Coding Example	
register, register		3	-	2	SUB CX, BX	
register, men	register, memory		1	2-4	SUB DX, MATH_TOTAL[SI]	
memory, regi	ster	16+EA	2	2-4	SUB [BP+2], CL	
accumulator,	accumulator, immediate		-	2-3	SUB AL, 10	
register, immediate		4	-	3-4	SUB SI, 5280	
memory, immediate		17+EA	2	3-6	SUB [BP], 1000	

XOR	XOR destina Logical excl	Flags OD ITSZAPC			
Operands		Clocks	Transfers	Bytes	Coding Example
register, register		3	-	2	XOR CX, BX
register, memory		9+EA	1	2-4	XOR CL, MASK_BYTE
memory, regi	ster	16+EA	2	2-4	XOR ALPHA[SI], DX
accumulator,	accumulator, immediate			2-3	XOR AL, 01000010B
register, immediate		4		3-4	XOR SI, 00C2H
memory, immediate		17+EA	2	3-6	XOR RETURN_CODE, 0D2H







1 0 LTIM	0	A_0	
Kena Sevi)	×	D_7	
Açıklama ar tetikle iye tetikle	×	D_6	
Açıklama Kenar tetikleme Seviye tetikleme	×	D_5	
ת יי	1	D_4	825
	LTIM	D_3	8259 ICW ₁
	0	D_2	1
	SNGL	D_1	
	IC_4	D_0	

	25 25 26 27 28 28 28	20 19 22
	IR4 IR5 IR6 IR7 CAS[02	R R R R R R R R R R R R R R R R R R R
		D[07]
•	27 16 17 26	ω Ν –

				8259	$8259 ICW_4$			
A_0	D_7	D_6	D_5		D_3	D_2	D_1	D_0
1	0	0	0		BUF	M/S		μP
BUF		Buff	ered -	M/S Buffered – Master/Slave	/Slave			
0	×		Non	Non-buffered	д			
1	0		Buff	Buffered slave	e			
1	ב		Buffe	Buffered master	:er			
AEOI=	1 otom	atik k	esme	AEOI=1 otomatik kesme sonlandırma	rma			
μP =1 8	μP =1 8086 için	₹.						

 $(ID_2ID_1ID_0)_2$ Slave ID

 $\frac{A_0}{1}$

 D_1 ID_1

 ID_0

8259 ICW₃ SGNL=0 ise (Slave)

 IR_i 'ye slave bağlı değil IR_i 'ye slave bağlı

Açıklama

SFNM=0, BUF=0, M/S=0 kullanılacak

]	3
$2^n \times m$ SRAM	\overline{CS}	Adres $2^n \times m$ ROM
		Data

 $(A_7A_6A_5A_4A_3000)_2$ IRO için kesme isteği adresi

 $A_7 \mid A_6 \mid A_5 \mid A_4 \mid A_3 \mid$

 A_0

S₇ D_7

 S_6

 D_5 S_5

 S_0

 A_0

 D_7

 D_6 D_5 D_4 D_3

 $egin{array}{c|cccc} D_2 & D_1 & D_0 \ \hline \times & \times & \times \end{array}$

 $8259 ICW_2$

 IC_4

Açıklama

0

 IC_4 kullanılmayacak IC_4 kullanılacak

SNGL

Açıklama

0

Kaskat bağlı 8259'lar Tek 8259

0	A_0		0	A_0		1	o 	M_i A	4	A_0	
0	D_7		7	D_7		Mask set	Mask reset	Açıklama	M_7	D_7	
ESMM	D_6		SL	D_6		et	eset	ma	M_6	D_6	
			EOI	D_5					M_5	D_5	
	D_5	825	0	D_4	8259 OCW ₂				M_4	D_4	8259 OCW
0	D_4	8259 OCW ₃	0	D_3	ЭСW				M_3	D_3)CW
ᆫ	D_3	W_3	L_2	D_2	2				M_2	D_2	1
P	D_2		L_1	D_1					M_1	D_1	
Ŗ	D_1		L_0	D_0					M_0	D_0	
RIS	D_0										