	31:	2 5	24:20	19:1 5	14:12	11:7	6: 0	_
	fun	ct7	rs2	rs1	funct3	rd	ор	R-Type
	imm <sub>11:0</sub>			rs1	funct3	rd	op	I-Type
	imm₁	1:5	rs2	rs1	funct3	imm <sub>4:0</sub>	ор	S-Type
	imm <sub>12,10:5</sub>		rs2	rs1	funct3	imm <sub>4:1,11</sub>	ор	B-Type
	imm <sub>3</sub>	1:12			rd	ор	U-Type	
	imm <sub>2</sub>	0,10:1,11,19	9:12		rd	op	J-Type	
	fs3	funct2	fs2	fs1	funct3	fd	ор	R4-Type
•	5 bits	2 bits	5 bits	5 bits	3 bits	5 bits	7 bits	•


RISC-V 32-bit instruction formats R-type: register-type, I-type: immediate,

S-type: store, B-type: branch,

U-type: upper immediate, J-type: jump R4-type: 4 reg floating point operation

## RISC-V register set

Name	Reg. No	Use
zero	x0	Constant value 0
ra	x1	Return address
sp	x2	Stack pointer
gp	x3	Global pointer
tp	х4	Thread pointer
t0-2	x5-7	Temporary registers
s0/fp	x8	Saved reg/Frame pointer
s1	x9	Saved register
a0-1	x10-11	Function arg/Return values
a2-7	x12-17	Function arguments
s2-11	x18-27	Saved registers
t3-6	x28-31	Temporary registers



				ImmSrc ImmExt	(([+0]-+0-1)00)	UU {{ZU{IIISIT[31]}},	(([+0]-+ 000)	({ZV{Instr[31]}},	((170)-110000	10 {{20{Instr[31]}},	((1703-1-1707))	11 {{12{Instr[31]}},	
	Instruction	lw, sw	bed	777	add	4	ans	+	JIC.	ò	5	and	5
נומנון נמסופ		000 (add)	001 (subtract)	(1000)	ooo (add)	001 (+2554)	OOI (SUBLIACI)	101 (cat lace than)	101 (sec less tilail)	011 (or)	(0)	010 (and)	(515)
ערם הפרסמפן נומנון נמסופ	ALUOp funct3 {op 5 funct7 5} ALUControl	×	×	01 10	00,01,10	11		>	<	>	<	×	<
	funct3	×	×	000	000		000	010	2	110	2	111	
	ALUOp	00	10	0,1	2						ı		

12-bit signed immediate

ImmSrc encoding

12-bit signed immediate 13-bit signed immediate

S B

Instr[31:25], Instr[11:7]}

21-bit signed immediate

 $\neg$ 

Instr[7], Instr[30:25], Instr[11:8], 1'b0) Instr[19:12], Instr[20], Instr[30:21], 1'b0)

## RISC-V integer instructions

ор	funct3	funct7	Туре	Instruction	Description	Operation				
0000011 (3)	000	-	1	lb rd, imm(rs1)	load byte	rd = SignExt([Address] 7:0 )				
0000011 (3)	001	-	ı	Ih rd, imm(rs1)	load half	rd = SignExt([Address] <sub>15:0</sub> )				
0000011 (3)	010	-	ı	lw rd, imm(rs1)	load word	rd = [Address] 31:0				
0000011 (3)	100	-	I	lbu rd, imm(rs1)	load byte unsigned	rd = ZeroExt([Address] 7:0 )				
0000011 (3)	101	-	I	lhu rd, imm(rs1)	load half unsigned	rd = ZeroExt([Address] 15:0 )				
0010011 (19)	000	-	I	addi rd, rs1, imm	add immediate	rd = rs1 + SignExt(imm)				
0010011 (19)	001	0000000 *	I	slli rd, rs1, uimm	shift left logical immediate	rd = rs1 << uimm				
0010011 (19)	010	-	I	slti rd, rs1, imm	set less than immediate	rd = (rs1 < SignExt(imm))				
0010011 (19)	011	-	I	sltiu rd, rs1, imm	set less than imm. unsigned	rd = (rs1 < SignExt(imm))				
0010011 (19)	100	-	I	xori rd, rs1, imm	xor immediate	rd = rs1 ^ SignExt(imm)				
0010011 (19)	101	0000000 *	I	srli rd, rs1, uimm	shift right logical immediate	rd = rs1 >> uimm				
0010011 (19)	101	0100000 *	I	srai rd, rs1, uimm	shift right arithmetic imm.	rd = rs1 >>> uimm				
0010011 (19)	110	-	I	ori rd, rs1, imm	or immediate	rd = rs1   SignExt(imm)				
0010011 (19)	111	-	I	andi rd, rs1, imm	and immediate	rd = rs1 & SignExt(imm)				
0010111 (23)	-	-	U	auipc rd, upimm	add upper immediate to PC	rd = {upimm, 12 'b0} + PC				
0100011 (35)	000	-	S	sb rs2, imm(rs1)	store byte	[Address] <sub>7:0</sub> = rs2 <sub>7:0</sub>				
0100011 (35)	001	-	S	sh rs2, imm(rs1)	store half	[Address] <sub>15:0</sub> = rs2 <sub>15:0</sub>				
0100011 (35)	010	-	S	sw rs2, imm(rs1)	store word	[Address] <sub>31:0</sub> = rs2				
0110011 (51)	000	0000000	R	add rd, rs1, rs2	add	rd = rs1 + rs2				
0110011 (51)	000	0100000	R	sub rd, rs1, rs2	sub	rd = rs1 — rs2				
0110011 (51)	001	0000000	R	sll rd, rs1, rs2	shift left logical	rd = rs1 << rs2 <sub>4:0</sub>				
0110011 (51)	010	0000000	R	slt rd, rs1, rs2	set less than	rd = (rs1 < rs2)				
0110011 (51)	011	0000000	R	sltu rd, rs1, rs2	set less than unsigned	rd = (rs1 < rs2)				
0110011 (51)	100	0000000	R	xor rd, rs1, rs2	xor	rd = rs1 ^ rs2				
0110011 (51)	101	0000000	R	srl rd, rs1, rs2	shift right logical	rd = rs1 >> rs2 <sub>4:0</sub>				
0110011 (51)	101	0100000	R	sra rd, rs1, rs2	shift right arithmetic	rd = rs1 >>> rs2 <sub>4:0</sub>				
0110011 (51)	110	0000000	R	or rd, rs1, rs2	or	rd = rs1   rs2				
0110011 (51)	111	0000000	R	and rd, rs1, rs2	and	rd = rs1 & rs2				
0110111 (55)	-	-	U	lui rd, upimm	load upper immediate	rd = {upimm, 12'b0}				
1100011 (99)	000	-	В	beq rs1, rs2, label	branch if =	if (rs1 == rs2) PC = BTA				
1100011 (99)	001	-	В	bne rs1, rs2, label	branch if ≠	if (rs1 ≠ rs2) PC = BTA				
1100011 (99)	100	-	В	blt rs1, rs2, label	branch if <	if (rs1 < rs2) PC = BTA				
1100011 (99)	101	-	В	bge rs1, rs2, label	branch if ≥	if (rs1 $\geq$ rs2) PC = BTA				
1100011 (99)	110	-	В	bltu rs1, rs2, label	branch if < unsigned	if (rs1 < rs2) PC = BTA				
1100011 (99)	111	-	В	bgeu rs1, rs2, label	branch if ≥ unsigned	if (rs1 $\geq$ rs2) PC = BTA				
1100111 (103)	000	-	I	jalr rd, rs1, imm	jump and link register	PC = rs1 + SignExt(imm), rd = PC + 4				
1101111 (111)	-	-	J	jal rd, label	jump and link	PC = JTA, $rd = PC + 4$				
*Encoded in instr <sub>3</sub>	*Encoded in instr <sub>31:25</sub> , the upper seven bits of the immediate field									


Encoded in instr<sub>31:25</sub>, the upper seven bits of the immediate field

## Main Decoder truth table

Main Decoder truth table									
Instruction	Opcode	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
lw	0000011	1	00	1	0	01	0	00	0
SW	0100011	0	01	1	1	XX	0	00	0
R-type	0110011	1	XX	0	0	00	0	10	0
beq	1100011	0	10	0	0	XX	1	01	0
I-type ALU	0010011	1	00	1	0	00	0	10	0
jal	1101111	1	11	Х	0	10	0	xx	1

## ALU Function List

ALUControl <sub>2:0</sub>	Function
000	Add
001	Subtract
010	AND
011	OR
101	SLT



W	SW	add sub slt	beq	addi slti ori	jal
		or		andi	
		and			