COMPUTER HARDWARE

Instruction Set Architecture

Overview

- Computer architecture
- Operand addressing
 - Addressing architecture
 - Addressing modes
- Elementary instructions
 - Data transfer instructions
 - Data manipulation instructions
 - Floating point computations
 - Program control instructions
 - Program interrupt and exceptions

Overview

```
temp = v[k];
High Level Language
                                     v[k] = v[k+1];
   Program
                                     v[k+1] = temp;
            Compiler
                                      lw$15, 0($2)
Assembly Language
                                      lw$16, 4($2)
   Program
                                               $16, 0($2)
                                      SW
            Assembler
                                               $15, 4($2)
                                      SW
Machine Language
                             1010 1111 0101 1000 0000 1001 1100 0110
   Program
                                  0110 1010 1111 0101 1000
                             0101 1000 0000 1001 1100 0110 1010 1111
            Machine Interpretation
Control Signal
                                  ALUOP[0:3] \le InstReg[9:11] \& MASK
   Specification
```

Computer Architecture

Instruction set architecture

 A set of hardware-implemented instructions, the symbolic name and the binary code format of each instruction

Organization

 Structures such as datapath, control units, memories, and the busses that interconnect them

Hardware

 The logic, the electronic technology employed, the various physical design aspects of the computer


Example ISAs (Instruction Set Architectures)

- RISC (Reduced Instruction Set Computer)
 - Digital Alpha
 - Sun Sparc
 - MIPS RX000
 - IBM PowerPC
 - HP PA/RISC
- CISC (Complex Instruction Set Computer)
 - Intel x86
 - Motorola 68000
 - DEC VAX
- VLIW (Very Large Instruction Word)
 - Intel Itanium

Instruction Set Architecture

- A processor is specified completely by its instruction set architecture (ISA)
- Each ISA will have a variety of instructions and instruction formats, which will be interpreted by the processor's control unit and executed in the processor's datapath
- An instruction represents the smallest indivisible unit of computation. It is a string of bits grouped into different numbers and size of *substrings* (*field*s)
 - Operation code (opcode): the operation to be performed
 - Address field: where we can find the operands needed for that operation
 - Mode field: how to derive the data's effective address from the information given in the address field
 - Other fields: constant immediate operand or shift

Computer Operation Cycle



Register Set

- Programmer accessible registers (R0 to R7 in previous multi-cycle computer)
- Other registers
 - Registers in the register file accessible only to microprograms (R8 to R15)
 - Instruction registers (IR)
 - Program counter (PC)
 - Pipeline registers
 - Processor status register (PSR: CVNZ state)
 - Stack pointer (SP)

Operand Addressing

- Operand: register value, memory content, or immediate
- Explicit address: address field in the instruction
- Implied address: the location of operand is specified by the opcode or other operand address

Three Address Instructions

- Example: X=(A+B)(C+D)
- Operands are in memory address symbolized by the letters A,B,C,D, result stored memory address of X

ADD T1, A, B
$$M[T1] \leftarrow M[A] + M[B]$$

ADD T2, C, D $M[T2] \leftarrow M[C] + M[D]$
MUX X, T1, T2 $M[X] \leftarrow M[T1] \times M[T2]$
OR ADD R1, A, B $R1 \leftarrow M[A] + M[B]$
ADD R2, C, D $R2 \leftarrow M[C] + M[D]$
MUX X, R1, R2 $M[X] \leftarrow R1 \times R2$

- +: Short program, 3 instructions
- -: Binary coded instruction require more bits to specify three addresses

Two Address Instructions

 The first operand address also serves as the implied address for the result

```
MOVE T1, A M[T1] \leftarrow M[A]

ADD T1, B M[T1] \leftarrow M[T1] + M[B]

MOVE X, C M[X] \leftarrow M[C]


ADD X, D M[X] \leftarrow M[X] + M[D]

MUX X, T1 M[X] \leftarrow M[X] \times M[T1]
```

5 instructions

One Address Instructions

 Implied address: a register called an accumulator ACC for one operand and the result, singleaccumulator architecture



 All operations are between the ACC register and a memory operand

Zero Address Instructions

Use stack (FILO):


```
ADD
                    TOS ← TOS + TOS<sub>-1</sub>
                    TOS \leftarrow M[X]
PUSH X
                    M[X] \leftarrow TOS
POP X
   PUSH A
                   TOS \leftarrow M[A]
   PUSH B
                   TOS \leftarrow M[B]
   ADD
                   TOS ← TOS + TOS<sub>-1</sub>
   PUSH C
                   TOS ← M[C]
                                                 8 instructions
   PUSH D
                   TOS← M[D]
                   TOS ← TOS + TOS<sub>-1</sub>
   ADD
                   TOS ← TOS X TOS<sub>-1</sub>
   MUX
    POP X
                    M[X] \leftarrow TOS
```

- Data manipulation operations: between the stack elements
- Transfer operations: between the stack and the memory

Stack Instructions


Push: SP←SP-1; TOS←R1

Pop: R1←TOS; SP←SP +1



Stack Architecture

- The infix architecture
 (A + B) x C + (D x E)
- Reverse Polish Notation (RPN)
 AB+CxDEx+



A

B A A + B

 \mathbf{C} $\mathbf{A} + \mathbf{B}$

 $(A + B) \times C$

 $\frac{D}{(A+B)\times C}$

E

D

 $(A + B) \times C$

 $D \times E$

 $(A + B) \times C$

 $(A + B) \times C + D \times E$

Addressing Architecture

- Defines:
 - Restriction on the number of memory addresses in instructions
 - Number of operands
- Two kinds of addressing architecture:
 - Memory-to-memory architecture
 - Only one register PC
 - All operands from memory, and results to memory
 - Many memory accesses
 - Register-to-register (load/store) architecture
 - Restrict only one memory address to load/store types, all other operations are between registers

```
LD R1, A
                          R1 \leftarrow M[A]
                          R2 \leftarrow M[B]
LD R2, B
ADD R3, R1, R2
                          R3 ← R1 + R2
LD R1, C
                          R1 \leftarrow M[C]
LD R2, D
                          R2 \leftarrow M[D]
ADDR1, R1, R2
                          R1 ← R1 + R2
MULR1, R1, R3
                         R1 ← R1 X R3
ST X, R1
                          M[X] \leftarrow R1
```

Addressing Modes

- Address field: contains the information needed to determine the location of the operands and the result of an operation
- Addressing mode: specifies how to interpret the information within this address field, how to compute the actual or effective address of the data needed.
- Availability of a variety of addressing modes lets programmers write more efficient code

Addressing Modes

- Implied mode implied in the opcode, such as stack, accumulator
- Immediate mode (operand) a = 0x0801234
- Register mode a=R[b]
- Register-indirect mode a =M[R[b]]
- Direct addressing mode a = M[0x0013df8]
- Indirect Addressing mode a= M[M[0x0013df8]]
- PC-relative addressing branch etc. (offset + PC)
- Indexed addressing a=b[1]

Demonstrating Direct Addressing

PC = 250


ACC

Opcode: Load ACC

Mode: Direct address

ADRS: 500

Operation: $ACC \leftarrow 800$



Example

Opcode: Load to ACC,

ADRS or NBR=500

ACC

PC = 250	R1 = 400		
----------	----------	--	--

			Refers to	Figure 10-6
Addressing Mode	Symbolic Convention	Register Transfer	Effective Address	Contents of ACC
Direct	LDA ADRS	$ACC \leftarrow M[ADRS]$	500	800
Immediate	LDA #NBR	$ACC \leftarrow NBR$	251	500
Indirect	LDA [ADRS]	$ACC \leftarrow M[M[ADRS]]$	800	300
Relative	LDA \$ADRS	$ACC \leftarrow M[ADRS + PC]$	752	600
Index	LDA ADRS (R1)	$ACC \leftarrow M[ADRS + R1]$	900	200
Register	LDA R1	$ACC \leftarrow R1$	_	400
Register-indirect	LDA (R1)	$ACC \leftarrow M[R1]$	400	700

Instruction Set Architecture

	RISC (reduced instruction set computers)	CISC (complex instruction set computers)
Memory access	restricted to load/store instructions, and data manipulation instructions are register-to-register	is directly available to most types of instructions
Addressing mode	limited in number	substantial in number
Instruction formats	all of the same length	of different lengths
Instructions	perform elementary operations	perform both elementary and complex operations
Control unit	Hardwired, high throughput and fast execution	Microprogrammed, facilitate compact programs and conserve memory,

Data Transfer Instructions

- Data transfer: memory ← → registers, processor registers ← → input/output registers, among the processor registers
- Data transfer instructions

Name	Mnemonic
Load	LD
Store	ST
Move	MOVE
Exchange	XCH
Push	PUSH
Pop	POP
Input	IN
Output	OUT

I/O

- Input and output (I/O) instructions transfer data between processor registers and I/O devices
 - Ports
- Independent I/O system: address range assigned to memory and I/O ports are independent from each other
- Memory-mapped I/O system: assign a subrange of the memory addresses for addressing I/O ports

Data Manipulation Instructions

Arithmetic		_	Logical and bit manipulation		Shift instructions		
Name	Mnemo nic	Name	Mnem onic		Name	Mnem onic	
Increment	INC	Clear	CLR		Logical shift right	SHR	
Decrement	DEC	Set	SET		Logical shift left	SHL	
Add	ADD	Complement	NOT		Arithmetic shift right	SHRA	
Subtract	SUB	AND	AND		Arithmetic shift left	SHRL	
Multiply	MUL	OR	OR		Rotate right	ROR	
Divide	DIV	Exclusive-OR	XOR		Rotate left	ROL	
Add with carry	ADDC	Clear carry	CLRC		Rotate right with carry	RORC	
Subtract with borrow	SUBB	Set Carry	SETC		Rotate left with carry	ROLC	
Subtract reverse	SUBR	Complement carry	COMC				
Negate	NEG						

Typical Shift Instructions

Name	Mnemonic	Diagram
Logical shift right	SHR	0 − → C
Logical shift left	SHL	C <
Arithmetic shift right	SHRA	→ C
Arithmetic shift left	SHLA	C
Rotate right	ROR	>
Rotate left	ROL	C
Rotate right with carry	RORC	→ C
Rotate left with carry	ROLC	C <

Program Control Instructions

- Control over the flow of program execution and a capability of branching to different program segments
- One-address instruction:
 - Jump: direct addressing
 - Branch: relative addressing

Name	Mnemonic
Branch	BR
Jump	JMP
Call procedure	CALL
Return from procedure	RET
Compare (by subtraction)	CMP
Test (by ANDing)	TEST

Conditional Branching Instructions

 May or may not cause a transfer of control, depending on the value of stored bits in the PSR (processor state register)

Branch Condition	Mnemonic	Test Condition
Branch if zero Branch if not zero Branch if carry Branch if no carry Branch if minus Branch if plus	BZ BNZ BC BNC BNC BN	Z = 1 $Z = 0$ $C = 1$ $C = 0$ $N = 1$ $N = 0$
Branch if overflow Branch if no overflow	BV BNV	V = 1 $V = 0$

Conditional Branching Instructions

for Unsigned Numbers


Branch Condition	Mnemonic	Condition	Status Bits*
Branch if above	BA	A > B	C + Z = 0
Branch if above or equal	BAE	$A \ge B$	C = 0
Branch if below	BB	A < B	C = 1
Branch if below or equal	BBE	$A \leq B$	C + Z = 1
Branch if equal	BE	A = B	Z = 1
Branch if not equal	BNE	$A \neq B$	Z = 0

^{*}Note that *C* here is a borrow bit.

for Signed Numbers

Branch condition	Mnemonic	Condition	Status Bits
Branch if greater Branch if greater or equal Branch if less Branch if less or equal Branch if equal Branch if not equal	BG BGE BL BLE BE BNE	$A > B$ $A \ge B$ $A < B$ $A \le B$ $A = B$ $A \ne B$	$(N \oplus V) + Z = 0$ $N \oplus V = 0$ $N \oplus V = 1$ $(N \oplus V) + Z = 1$ $Z = 1$ $Z = 0$

Datapath for Branch instruction



Procedure Call and Return Instructions

- Procedure: self-contained sequence of instructions that performs a given computational task
- Call procedure instruction: one-address field
 - Stores the value of the PC (return address) in a temporary location
 - The address in the call procedure instruction is loaded into the PC
- Final instruction in every procedure: return instruction
 - Take the return address and load into the PC
- Temporary Location: fixed memory location, processor register or memory stack
 - E.g. stack
 - ◆Procedurecall: SP←SP-1;M[SP] ←PC+4;PC←Effectiveaddress
 - ◆Return: PC ←M[SP]; SP ←SP+1

Interrupts

- Types of Interrupts
 - External: Hard Drive, Mouse, Keyboard, Modem, Printer
 - 2. Internal: Overflow; Divide by zero; Invalid opcode; Memory stack overflow; Protection violation
 - 3. **Software:** A software interrupt provides a way to call the interrupt routines normally associated with external or internal interrupts by inserting an instruction into the code.


Floating-Point Computation

• What can be represented in N bits?

Unsigned	0	to	2 ^N -1
2s Complement	-2 ^{N-1}	to	2 ^{N-1} - 1
1s Complement	-2 ^{N-1} +1	to	2 ^{N-1} -1
BCD	0	to	10 ^{N/4} - 1

- But, what about?
 - very large numbers?9,349,398,989,787,762,244,859,087,678
 - very small number? 0.00000000000000000000000045691
 - rationals 2/3
 - irrationals $\sqrt{2}$
 - transcendentalse

Recall Scientific Notation



IEEE F.P.

(Sign, magnitude)

- Issues:
 - Representation, Normal form
 - Range and Precision
 - Arithmetic (+, -, *, /)
 - Rounding
 - Exceptions (e.g., divide by zero, overflow, underflow)
 - Errors
 - Properties (negation, inversion, if $A \neq B$ then $A B \neq 0$)

Floating-Point Numbers

- Representation of floating point numbers in IEEE 754 standard:
 - single precision

sigi

	1	8	23
n	S	E	M

Biased exponent: actual exponent is e = E - 127(0 < E < 255)

exponent: binary integer

mantissa: sign + magnitude, normalized

binary significand w/ hidden

integer bit: 1.M

$$N = (-1)^S 2^{E-127} (1.M)$$

$$0 = 0 \ 00000000 \ 0 \dots 0$$

$$0 = 0 \ 000000000 \ 0 \dots 0$$
 $-1.5 = 1 \ 011111111 \ 10 \dots 0$

Exponent field (E):

E=0 reserved for zero (with fraction M=0), and denormalized #s (M \neq 0) E=255 reserved for $\pm \infty$ (with fraction M=0), and NaN (M \neq 0)

• Magnitude of numbers that can be represented is in the range: (with E in [1, 254]):

$$2^{-126}$$
 (1.8 x 10⁻³⁸) ~ 2^{127} (2-2⁻²³) (3.4 x 10³⁸)

Basic Addition Algorithm

- Steps for addition (or subtraction):
- (1) compute Ye Xe (getting ready to align binary point). Ye>Xe
- (2) right shift Xm that many positions to form Xm 2^{Xe-Ye}
- (3) compute Xm 2^{Xe-Ye} + Ym

Example: .5372400 X 10 ²	.5372400 X 10 ²
1580000 X 10 ⁻¹	0001580 X 10 ²
	-5370820 X 10 ²

if result demands normalization, then normalization step follows:

- (4) left shift result, decrement result exponent (e.g., 0.001xx...) right shift result, increment result exponent (e.g., 101.1xx...) continue until MSB of data is 1 (NOTE: Hidden bit in IEEE Standard)
- (5) if result is 0 mantissa, may need to zero exponent by special step

Example

 Adding operation on two IEEE single precision floating point numbers (X and Y)

 $X = 0100\ 0000\ 1010\ 0000\ 0000\ 0000\ 0000$

$$N = (-1)^{S} 2^{E-127} (1.M)$$

$$X = (-1)^{0} 2^{129-127} (1.01) = 2^{2}*1.01$$

 $Y = (-1)^{1} 2^{128-127} (1.011) = -2*1.011$
 $Xe>Ye$
 $Y = -2^{2}*(1.011*2^{-1}) = -2^{2}*(0.1011)$
 $X+Y=2^{2}*(1.01-0.1011) = 2^{2}*(0.1001) = 2*1.001$
 $= 0100 0000 0001 0000 0000 0000 0000$