# udemy

**CERTIFICATE OF COMPLETION**

# Verilog HDL: VLSI Hardware Design Comprehensive Masterclass

Instructors   **Shepherd Tutorials**

# Akshay S S

Date   **June 7, 2025**

Length   **12.5 total hours**