CSE350 DIGITAL ELECTRONICS AND PULSE TECHNIQUES

Lab- 03




Name: MD. Abdul Kahhar Siddiki Shan

ID: 18301221

Section- 02

Date of Submission- 18 July, 2021

Circuit diagram of TTL-NAND gate:



ID: 18301221

Last four digit: 1221

R2 = 1221

Torpat	Input	Input (VA)	Input (VB)	Vo	Va	V2	N3	V4	Vs	N6
0	0	0	0	4.61312	0.717.35	0.0079	8.439=9	5	4. 80314	5
0	1	0	5	4.61312	0.75531	0.04941	8.507e-9	5	4.80314	5
1	0	5	0	4.61312	0.75531	0.04941	8.507=9	5	4.80314	5
1	1	5	5	0.00948	2.66501	1.9552	1.04995	1.1423	0.57 6637	4.99668

Report:

1. Explain how figure 1 circuit is working on NAND gate.

9n figure-1 we have two input VA and VB. 9 am describing how they working on NAND gate:

When VA and VB low!

When input voltage VA and VB are low, the current will flow through On and One As a result voltage of V2 will be low and One and One and One and One will be in cut in mode. current will flow through P4 and One and output will flow through P4 and One and output voltage will be high.

When Va low and Vo ligh: Al this case of will be on cot off mode. Current will flow through Q1. ands a result, the Voltage will be low in v+ and it will not be able to supply enough voltage to V2 which will

turn on 03. and 9 so, 93 and 94 will be in cut off. current will flow through Rq

and output of No will be high.

When Va high and Va low;

It will wark same as previous step. current will flow through az. N. will be low and as, 94 will be in cut off mode. Current will flow through Rg and Q5. The output Voltage will be high.


When VA and VB High!

In this case, as and az will be in ent off mode. As a result vi will be high. As In so, it can supply enough voltage to V2 to on Q3. Vs voltage will be high as well and By will be turn on. By will be in cut off mode as va will not have enough voltage to twom on Q4. So, the output voltage of vo will be low.

From the characteristic of NAND gate we know that when all input are high, the output 25

is low. For all other cases, the output is high. In the above description, the same thing is happening. For this reason tigure 1 is working as a NAND gate.

3. Draw the active portion of circuit when both inputs are low.



Here Gz and G4 are in cut off region and Gra, Grand Gs are on active region.

4. What is the function of T3?

Here To working as a switch. 9115

Supply complementary voltage to T4

and To when for it's base voltage.

When, To is off, the To transistor will

be on. On the other hand, when To is on.

To will also on and To will be off. It

act as a switch. When it is on, To on and To

off.

5. What may happen it diode D1 is not used in the circuit?

If there is no diode DI, then we will not be able to reach own good. Both, Qq and T5 will be on when input is high. In addition, the output will be high and it will not be in saturation mode. So, the system will not work as NAND gate and we will not be able to reach our good.


- 6. What is the mode of operation of the To transistor when at least one in put is low. Verify it from prateus data.
- The when at least one input is low, the T5
 transistor will be on Saturation mode.

 In saturation mode VEE = 0.2 V
 Here, VCE = 5-4,80314

 = 0.19686
- 2. What do you understand by totem pole stage?
 - octive pull up the circuit in the output of the Gote which results in a reduction of propagation delay. It consits of pull up and pull down transiston along with diade registor. In this totem pole stage, it has two complimentary transiston which amplify one another.

7. Design a TTL NOR gate with Totem Fole output stage.

1611



also madelines with a married stage marked to

death is set offeren deider stone and to

to be attended the mobile made property to

is dependent that become by an a met and

and sellared area populares