CSE350 DIGITAL ELECTRONICS AND PULSE TECHNIQUES

Lab- 02




Name: MD. Abdul Kahher Siddiki Shan

ID: 18301221

Section- 02

Date of Submission- 10 July, 2021

Circuit diagram of NAND gate:




3.

Input	Input	VDA	Noe	Vp	JA	In2	Vb	Output
0	0	0.6586	0.6586	0.6588	0,00237	1.7236e-011	-0.516	5
0	1	0.6765	-4. 3232	0.6767	0.0023	1.722e-11	-0.499	5
1	0	-4.3232	0.6765	0.6767	0.0623	1.722 € 011	-0.499	5
1	1	-2.8434	-2.8434	2.1565	0.001553	0.002938	0.0235	0.0992

4.

Input	Input	Vp	Vb	Output Y	
1	0	0.676729	-0.499	5	
1	1	2.1565	0.823523	0.09919	

1. Assume that Logic High has been applied to both inputs of the circuit shown in fig: to draw the partial circuit consisting of only draw the partial circuit consisting of only only those components which remain active.



- 2. Explain the logic operation in the table 2 Chabo reatony task step 4) How did you reach that logic operation from NAND operation of figure 1.
- of table-4, we can see that, when
 the input is low, a the output is high.
 When the input is high, the output is
 low. which is the behaviour of an
 low inverter. In inverter when we provide
 inverter. In inverter when we provide
 inverter. It will give high output and
 low input, it will give high output and
 value input high, the output is low. so,
 while input high, the output is low. so,
 while input A constant and, we are
 while input A constant and, we are
 changing the input value of B, the

circuit is working as an inventer.

- 3. Explain briefty how NAND operation is performed in the circuit.
- NAND gate made with two gates and the are AND gate, not gate. Actually it provide the reverse output of AND gate. Describing it with enample below:

 case-of.

Here when the both input are low, diode

DI and D2 are furned on and current

will flow through it. The voltage of Np=

0.65588V. which is not enough to active

Diode D3 and Dq as anode voltage of D3

less than controde voltage of D3. So, D3

less than controde voltage of D3. So, transistor

and Dq will be a pen circuit. So, transistor

will be in cut off mode. So, the will be

will be in cut off mode. So, the will be

so, the output voltage will be equal to

So, the output voltage will be equal to

Case-02:

Input A= 0, Input B= 1

As one input is high, it will create open. circuit in diode D1. But, other one is low and diode D2 will be on, Eurement will flow through it. Vp voltage will not be enough to activate the diode D3 and D4. so, they will be on open circuit. The transiston will be in cut off mode. So, the output voltage will be high.

case-03:

Input A=1, Input B=0

It will work same on case-02, only DI will be active and D2 will be open circuit. D3 and Dy will be open circuit. Frams as Np is low. Transistor will be in cut off mode. High output will generate in output.

Case-04:

Input A=1, Input B=1:

As both inputs are high, the diode D1 and Az will be on Open circuit as their costhode voltage is higher than anode voltage. But, the voltage of Np will be enough to turn on diode D3 and Dq. As a result the transiston

will work. Actually, the transistors is working on saturation mode. In addition, we get tower output in the output voltage which 15 0-09919 V.

To sum up, in the above mentioned way. the NAND operation perntormed in the eincuit.

- 4. Using products dota, find the operation mode of as when one of the inputs in High and other one is low.
 - -> From the proteus data, while one input is high and another input is low, the transis operation in cut off mode. Herre, FB= Fe= Fe=0 which is the characteristic of cut off mode. The output voltage is also High.

Hera, VETVB VETVB 7B=7e=7E=0 So, it is in cut off (veritted)

- 5. What is the maximum value of inputs

 AIB to keep the output High? (Use simulation data)
- i found that the maximum value of inputs A,B to keep the output high is 1.2 V. Below i will show the server shot of that simulation data.

abance the less to adjust the add

